| Electronic Components Datasheet Search |
|
PIC16F1824-E/ML Datasheet(PDF) 289 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F1824-E/ML Datasheet(HTML) 289 Page - Microchip Technology |
|
289 / 420 page ![]() 2010 Microchip Technology Inc. Preliminary DS41419A-page 289 PIC16F/LF1824/1828 24.7 BAUD RATE GENERATOR The MSSP1 module has a Baud Rate Generator avail- able for clock generation in both I2C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSP1ADD register (Register 24-6). When a write occurs to SSP1BUF, the Baud Rate Gen- erator will automatically begin counting down. Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state. An internal signal “Reload” in Figure 24-39 triggers the value from SSP1ADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP1 is being operated in. Table 24-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSP1ADD. EQUATION 24-1: FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM TABLE 24-4: MSSP1 CLOCK RATE W/BRG 24.7.1 ALTERNATE PIN LOCATIONS This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default loca- tions are upon a Reset, see Section 12.1 “Alternate Pin Function” for more information. FCLOCK FOSC SSPxADD 1 + 4 ------------------------------------------------- = Note: Values of 0x00, 0x01 and 0x02 are not valid for SSP1ADD when used as a Baud Rate Generator for I2C. This is an implementation limitation. FOSC FCY BRG Value FCLOCK (2 Rollovers of BRG) 32 MHz 8 MHz 13h 400 kHz(1) 32 MHz 8 MHz 19h 308 kHz 32 MHz 8 MHz 4Fh 100 kHz 16 MHz 4 MHz 09h 400 kHz(1) 16 MHz 4 MHz 0Ch 308 kHz 16 MHz 4 MHz 27h 100 kHz 4 MHz 1 MHz 09h 100 kHz Note 1: The I2C interface does not conform to the 400 kHz I2C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application. SSP1M<3:0> BRG Down Counter SSP1CLK FOSC/2 SSP1ADD<7:0> SSP1M<3:0> SCL Reload Control Reload |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |