PIC24F16KA102 datasheet(104/254 Pages) MICROCHIP

104 / 254 page

PIC24F16KA102 FAMILY

DS39927B-page 102

Preliminary

10.2.2

IDLE MODE

Idle mode has these features:

• The CPU will stop executing instructions.

• The WDT is automatically cleared.

• The system clock source remains active. By

default, all peripheral modules continue to operate

normally from the system clock source, but can

also be selectively disabled (see Section 10.4

“Selective Peripheral Module Control”

• If the WDT or FSCM is enabled, the LPRC will

also remain active.

The device will wake from Idle mode on any of these

events:

• Any interrupt that is individually enabled

• Any device Reset

• A WDT time-out

On wake-up from Idle, the clock is re-applied to the

CPU and instruction execution begins immediately,

starting with the instruction following the PWRSAV

instruction or the first instruction in the ISR.

10.2.3

INTERRUPTS COINCIDENT WITH

POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a

PWRSAV

instruction will be held off until entry into Sleep

or Idle mode has completed. The device will then

wake-up from Sleep or Idle mode.

10.2.4

DEEP SLEEP MODE

In PIC24F16KA102 family devices, Deep Sleep mode

is intended to provide the lowest levels of power con-

sumption available without requiring the use of external

switches to completely remove all power from the

device. Entry into Deep Sleep mode is completely

under software control. Exit from Deep Sleep mode can

be triggered from any of the following events:

• POR event

•MCLR event

• RTCC alarm (If the RTCC is present)

• External Interrupt 0

• Deep Sleep Watchdog Timer (DSWDT) time-out

In Deep Sleep mode, it is possible to keep the device

Real-Time Clock and Calendar (RTCC) running without

the loss of clock cycles.

The device has a dedicated Deep Sleep Brown-out

Reset (DSBOR) and a Deep Sleep Watchdog Timer

Reset (DSWDT) for monitoring voltage and time-out

events. The DSBOR and DSWDT are independent of

the standard BOR and WDT used with other

power-managed modes (Sleep, Idle and Doze).

10.2.4.1

Entering Deep Sleep Mode

Deep Sleep mode is entered by setting the DSEN bit in

the DSCON register, and then executing a Sleep

command (PWRSAV #SLEEP_MODE), within one

instruction cycle, to minimize the chance that Deep

Sleep will be spuriously entered.

If the PWRSAV command is not given within one instruc-

tion cycle, the DSEN bit will be cleared by the hardware

and must be set again by the software before entering

Deep Sleep mode. The DSEN bit is also automatically

cleared when exiting the Deep Sleep mode.

The sequence to enter Deep Sleep mode is:

If the application requires the Deep Sleep WDT,

enable it and configure its clock source (see

Section 10.2.4.5

“Deep

Sleep

WDT”

for

details).

If the application requires Deep Sleep BOR,

enable it by programming the DSBOREN

Configuration bit (FDS<6>).

If the application requires wake-up from Deep

Sleep on RTCC alarm, enable and configure the

RTCC module (see Section 19.0 “Real-Time

Clock

and

Calendar

(RTCC)”

for more

information).

If needed, save any critical application context

data by writing it to the DSGPR0 and DSGPR1

registers (optional).

Enable Deep Sleep mode by setting the DSEN

bit (DSCON<15>).

Enter Deep Sleep mode by issuing 3 NOP

commands, and then a PWRSAV #0 instruction.

Any time the DSEN bit is set, all bits in the DSWSRC

10.2.4.2

Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

• POR event on VDD supply. If there is no DSBOR

circuit to re-arm the VDD supply POR circuit, the

external VDD supply must be lowered to the

natural arming voltage of the POR circuit.

• DSWDT time-out. When the DSWDT timer times

out, the device exits Deep Sleep.

• RTCC alarm (if RTCEN = 1).

• Assertion (‘0’) of the MCLR pin.

• Assertion of the INT0 pin (if the interrupt was

enabled before Deep Sleep mode was entered).

The polarity configuration is used to determine the

assertion level (‘0’ or ‘1’) of the pin that will cause

an exit from Deep Sleep mode. Exiting from Deep

Sleep mode requires a change on the INT0 pin

while in Deep Sleep mode.

Note:

To re-enter Deep Sleep after a Deep Sleep

wake-up, allow a delay of at least 3 TCY

after clearing the RELEASE bit.

PIC24F16KA102 Datasheet(PDF) 104 Page - Microchip Technology

PIC24F16KA102 Datasheet(HTML) 104 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL