Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC24F04KA201 Datasheet(PDF) 123 Page - Microchip Technology

Part # PIC24F04KA201
Description  14/20-Pin General Purpose, 16-Bit Flash Microcontrollers with nanoWatt XLP??Technology
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24F04KA201 Datasheet(HTML) 123 Page - Microchip Technology

Back Button PIC24F04KA201 Datasheet HTML 119Page - Microchip Technology PIC24F04KA201 Datasheet HTML 120Page - Microchip Technology PIC24F04KA201 Datasheet HTML 121Page - Microchip Technology PIC24F04KA201 Datasheet HTML 122Page - Microchip Technology PIC24F04KA201 Datasheet HTML 123Page - Microchip Technology PIC24F04KA201 Datasheet HTML 124Page - Microchip Technology PIC24F04KA201 Datasheet HTML 125Page - Microchip Technology PIC24F04KA201 Datasheet HTML 126Page - Microchip Technology PIC24F04KA201 Datasheet HTML 127Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 224 page
background image
© 2009 Microchip Technology Inc.
Preliminary
DS39937B-page 121
PIC24F04KA201 FAMILY
bit 1
SPITBF:
SPI1 Transmit Buffer Full Status bit
1
= Transmit not yet started, SPI1TXB is full
0
= Transmit started, SPI1TXB is empty
In Standard Buffer mode:
Automatically set in hardware when CPU writes SPI1BUF location, loading SPI1TXB.
Automatically cleared in hardware when SPI1 module transfers data from SPI1TXB to SPI1SR.
In Enhanced Buffer mode:
Automatically set in hardware when CPU writes SPI1BUF location, loading the last available buffer location.
Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0
SPIRBF:
SPI1 Receive Buffer Full Status bit
1
= Receive complete, SPI1RXB is full
0
= Receive is not complete, SPI1RXB is empty
In Standard Buffer mode:
Automatically set in hardware when SPI1 transfers data from SPI1SR to SPI1RXB.
Automatically cleared in hardware when core reads SPI1BUF location, reading SPI1RXB.
In Enhanced Buffer mode:
Automatically set in hardware when SPI1 transfers data from SPI1SR to buffer, filling the last unread
buffer location.
Automatically cleared in hardware when a buffer location is available for a transfer from SPI1SR.
REGISTER 15-1:
SPI1STAT: SPI1 STATUS AND CONTROL REGISTER (CONTINUED)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com