PIC16F688-ISLASHML datasheet(163/204 Pages) MICROCHIP

163 / 204 page

DS41203E-page 161

PIC16F688

TABLE 14-9:

PIC16F688 A/D CONVERSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)

Operating temperature

-40°C

≤ TA ≤ +125°C

Param

No.

Sym

Characteristic

Min

Typ†

Max

Units

Conditions

AD130* TAD

A/D Clock Period

1.6

—

9.0

μsTOSC-based, VREF ≥ 3.0V

3.0

—

9.0

μsTOSC-based, VREF full range

A/D Internal RC

Oscillator Period

3.0

6.0

9.0

μs

ADCS<1:0> = 11 (ADRC mode)

At VDD = 2.5V

1.6

4.0

6.0

μsAt VDD = 5.0V

AD131

TCNV

Conversion Time

(not including

Acquisition Time)(1)

—11

—

TAD

Set GO/DONE bit to new data in A/D

Result register

AD132* TACQ

Acquisition Time

11.5

—

μs

AD133* TAMP

Amplifier Settling Time

—

μs

AD134

TGO

Q4 to A/D Clock Start

—

TOSC/2

TOSC/2 + TCY

—

If the A/D clock source is selected as

RC, a time of TCY is added before the

A/D clock starts. This allows the SLEEP

instruction to be executed.

These parameters are characterized but not tested.

† Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance

only and are not tested.

Note 1:

ADRESH and ADRESL registers may be read on the following TCY cycle.

See Section 8.3 “A/D Acquisition Requirements” for minimum conditions.

PIC16F688-I/ML Datasheet(PDF) 163 Page - Microchip Technology

PIC16F688-I/ML Datasheet(HTML) 163 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL