| Electronic Components Datasheet Search |
|
PIC16F1934-E/ML Datasheet(PDF) 121 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F1934-E/ML Datasheet(HTML) 121 Page - Microchip Technology |
|
121 / 508 page ![]() 2009 Microchip Technology Inc. Preliminary DS41364D-page 121 PIC16F193X/LF193X After the “BSF EECON1,WR” instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. FIGURE 11-2: BLOCK WRITES TO FLASH PROGRAM MEMORY WITH 8 WRITE LATCHES 14 14 14 14 Program Memory Buffer Register EEADRL<2:0> = 000 Buffer Register EEADRL<2:0> = 001 Buffer Register EEADRL<2:0> = 010 Buffer Register EEADRL<2:0> = 111 EEDATA EEDATH 75 07 0 6 8 First word of block to be written Last word of block to be written |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |