| Electronic Components Datasheet Search |
|
PC312XDP512F0CFVR Datasheet(PDF) 1146 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC312XDP512F0CFVR Datasheet(HTML) 1146 Page - Freescale Semiconductor, Inc |
|
1146 / 1348 page ![]() Chapter 27 512 Kbyte Flash Module (S12XFTX512K4V2) MC9S12XDP512 Data Sheet, Rev. 2.21 1148 Freescale Semiconductor NOTE Vector addresses and their relative interrupt priority are determined at the MCU level. 27.8.1 Description of Flash Interrupt Operation The logic used for generating interrupts is shown in Figure 27-32. The Flash module uses the CBEIF and CCIF flags in combination with the CBIE and CCIE enable bits to generate the Flash command interrupt request. Figure 27-32. Flash Interrupt Implementation For a detailed description of the register bits, refer to Section 27.3.2.4, “Flash Configuration Register (FCNFG)” and Section 27.3.2.6, “Flash Status Register (FSTAT)” . Table 27-21. Flash Interrupt Sources Interrupt Source Interrupt Flag Local Enable Global (CCR) Mask Flash Address, Data and Command Buffers empty CBEIF (FSTAT register) CBEIE (FCNFG register) I Bit All Flash commands completed CCIF (FSTAT register) CCIE (FCNFG register) I Bit Flash Command Interrupt Request CBEIE CBEIF CCIE CCIF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |