Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PC312XDP512F0CFVR Datasheet(PDF) 1154 Page - Freescale Semiconductor, Inc

Part # PC312XDP512F0CFVR
Description  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 1154 Page - Freescale Semiconductor, Inc

Back Button PC312XDP512F0CFVR Datasheet HTML 1150Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1151Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1152Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1153Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1154Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1155Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1156Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1157Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 1158Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1154 / 1348 page
background image
Chapter 28 256 Kbyte Flash Module (S12XFTX256K2V1)
MC9S12XDP512 Data Sheet, Rev. 2.21
1156
Freescale Semiconductor
MRDS bits are readable and writable while all remaining bits read 0 and are not writable in normal mode.
The WRALL bit is writable only in special mode to simplify mass erase and erase verify operations. When
writing to the FTSTMOD register in special mode, all unimplemented/reserved bits must be written to 0.
28.3.2.4
Flash Configuration Register (FCNFG)
The FCNFG register enables the Flash interrupts and gates the security backdoor writes.
76543210
R0
MRDS
00000
W
Reset
00000000
= Unimplemented or Reserved
Figure 28-6. Flash Test Mode Register (FTSTMOD —Normal Mode)
76543210
R0
MRDS
WRALL
0000
W
Reset
00000000
= Unimplemented or Reserved
Figure 28-7. Flash Test Mode Register (FTSTMOD — Special Mode)
Table 28-6. FTSTMOD Field Descriptions
Field
Description
6:5
MRDS[1:0]
Margin Read Setting — The MRDS[1:0] bits are used to set the sense-amp margin level for reads of the Flash
array as shown in Table 28-7.
4
WRALL
Write to all Register Banks — If the WRALL bit is set, all banked FDATA registers sharing the same register
address will be written simultaneously during a register write.
0 Write only to the FDATA register bank selected using BKSEL.
1 Write to all FDATA register banks.
Table 28-7. FTSTMOD Margin Read Settings
MRDS[1:0]
Margin Read Setting
00
Normal
01
Program Margin1
1 Flash array reads will be sensitive to program margin.
10
Erase Margin2
2 Flash array reads will be sensitive to erase margin.
11
Normal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com