| Electronic Components Datasheet Search |
|
910GL Datasheet(PDF) 192 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL Datasheet(HTML) 192 Page - Intel Corporation |
|
192 / 426 page ![]() Integrated Graphics Device Registers (D2:F0) (Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only) R 192 Datasheet 9.1.33 ASLS—ASL Storage (D2:F0) PCI Device: 2 Address Offset: FCh Default Value: 00000000h Access: R/W Size: 32 bits This SW scratch register only needs to be read/write accessible. The exact bit register usage must be worked out in common between System BIOS and driver software, but storage for switching/indicating up to 6 devices is possible with this amount. For each device, the ASL control method requires two bits for _DOD (BIOS detectable yes or no, VGA/Non VGA); one bit for _DGS (enable/disable requested) and two bits for _DCS (enabled now/disabled now, connected or not). Bit Access & Default Description 31:0 R/W 00000000 h RW according to a software controlled usage to support device switching |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |