Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSPIC33FJMC202ESS Datasheet(PDF) 214 Page - Microchip Technology

Part # DSPIC33FJMC202ESS
Description  16-bit Digital Signal Controllers (up to 32 KB Flash and 2 KB SRAM) with Motor Control and Advanced Analog
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJMC202ESS Datasheet(HTML) 214 Page - Microchip Technology

Back Button DSPIC33FJMC202ESS Datasheet HTML 210Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 211Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 212Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 213Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 214Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 215Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 216Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 217Page - Microchip Technology DSPIC33FJMC202ESS Datasheet HTML 218Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 330 page
background image
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
DS70283K-page 214
© 2007-2012 Microchip Technology Inc.
HPOL
FPOR
Immediate Motor Control PWM High Side Polarity bit
1 = PWM module high side output pins have active-high output polarity
0 = PWM module high side output pins have active-low output polarity
LPOL
FPOR
Immediate Motor Control PWM Low Side Polarity bit
1 = PWM module low side output pins have active-high output polarity
0 = PWM module low side output pins have active-low output polarity
FPWRT<2:0>
FPOR
Immediate Power-on Reset Timer Value Select bits
111 = PWRT = 128 ms
110 = PWRT = 64 ms
101 = PWRT = 32 ms
100 = PWRT = 16 ms
011 = PWRT = 8 ms
010 = PWRT = 4 ms
001 = PWRT = 2 ms
000 = PWRT = Disabled
ALTI2C
FPOR
Immediate Alternate I2C™ pins
1 = I2C mapped to SDA1/SCL1 pins
0 = I2C mapped to ASDA1/ASCL1 pins
JTAGEN
FICD
Immediate JTAG Enable bit
1 = JTAG enabled
0 = JTAG disabled
ICS<1:0>
FICD
Immediate ICD Communication Channel Select bits
11 = Communicate on PGEC1 and PGED1
10 = Communicate on PGEC2 and PGED2
01 = Communicate on PGEC3 and PGED3
00 = Reserved, do not use
TABLE 21-2:
CONFIGURATION BITS DESCRIPTION (CONTINUED)
Bit Field
Register
RTSP
Effect
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com