| Electronic Components Datasheet Search |
|
DSPIC33FJMC202ESS Datasheet(PDF) 239 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DSPIC33FJMC202ESS Datasheet(HTML) 239 Page - Microchip Technology |
|
239 / 330 page ![]() © 2007-2012 Microchip Technology Inc. DS70283K-page 239 dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304 IIL Input Leakage Current(2,3) DI50 I/O Pins 5V Tolerant(4) —— ±2 μAVSS ≤VPIN ≤VDD, Pin at high-impedance DI51 I/O Pins Not 5V Tolerant(4) —— ±1 μAVSS ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+85°C DI51a I/O Pins Not 5V Tolerant(4) —— ±2 μA Shared with external refer- ence pins, -40°C ≤TA ≤+85°C DI51b I/O Pins Not 5V Tolerant(4) —— ±3.5 μAVSS ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C DI51c I/O Pins Not 5V Tolerant(4) —— ±8 μA Analog pins shared with external reference pins, -40°C ≤TA ≤+125°C DI55 MCLR —— ±2 μAVSS ≤VPIN ≤VDD DI56 OSC1 — — ±2 μAVSS ≤VPIN ≤VDD, XT and HS modes TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED) DC CHARACTERISTICS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended Param No. Symbol Characteristic Min Typ(1) Max Units Conditions Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. 3: Negative current is defined as current sourced by the pin. 4: See “Pin Diagrams” for a list of digital-only and analog pins. 5: VIL source < (VSS – 0.3). Characterized but not tested. 6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested. 7: Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V. 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts. 9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted pro- vided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |