 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PIC18F2525ISOSQTP Datasheet(PDF) 407 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F2525ISOSQTP Datasheet(HTML) 407 Page - Microchip Technology |
|
|
407 / 412 page  © 2008 Microchip Technology Inc. DS39626E-page 405 PIC18F2525/2620/4525/4620 First Start Bit Timing ................................................ 189 Full-Bridge PWM Output .......................................... 153 Half-Bridge PWM Output ......................................... 152 High/Low-Voltage Detect Characteristics ................ 339 High-Voltage Detect Operation (VDIRMAG = 1) ...... 246 I2C Bus Data ............................................................ 354 I2C Bus Start/Stop Bits ............................................. 354 I2C Master Mode (7 or 10-Bit Transmission) ........... 192 I2C Master Mode (7-Bit Reception) .......................... 193 I2C Slave Mode (10-Bit Reception, SEN = 0) .......... 178 I2C Slave Mode (10-Bit Reception, SEN = 1) .......... 183 I2C Slave Mode (10-Bit Transmission) ..................... 179 I2C Slave Mode (7-Bit Reception, SEN = 0) ............ 176 I2C Slave Mode (7-Bit Reception, SEN = 1) ............ 182 I2C Slave Mode (7-Bit Transmission) ....................... 177 I2C Slave Mode General Call Address Sequence (7 or 10-Bit Address Mode) ............ 184 I2C Stop Condition Receive or Transmit Mode ........ 194 Low-Voltage Detect Operation (VDIRMAG = 0) ...... 245 Master SSP I2C Bus Data ........................................ 356 Master SSP I2C Bus Start/Stop Bits ........................ 356 Parallel Slave Port (PIC18F4525/4620) ................... 348 Parallel Slave Port (PSP) Read ............................... 107 Parallel Slave Port (PSP) Write ............................... 107 PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled) .................................... 158 PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled) ..................................... 158 PWM Direction Change ........................................... 155 PWM Direction Change at Near 100% Duty Cycle ............................................. 155 PWM Output ............................................................ 144 Repeat Start Condition ............................................. 190 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) ........... 345 Send Break Character Sequence ............................ 216 Slave Synchronization ............................................. 167 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) ............................................ 47 SPI Mode (Master Mode) ......................................... 166 SPI Mode (Slave Mode, CKE = 0) ........................... 168 SPI Mode (Slave Mode, CKE = 1) ........................... 168 Synchronous Reception (Master Mode, SREN) ...... 219 Synchronous Transmission ...................................... 217 Synchronous Transmission (Through TXEN) .......... 218 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) ........................................... 47 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) ....................... 46 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2) ....................... 46 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) ........... 46 Timer0 and Timer1 External Clock .......................... 346 Transition for Entry to Idle Mode ................................ 38 Transition for Entry to SEC_RUN Mode .................... 35 Transition for Entry to Sleep Mode ............................ 37 Transition for Two-Speed Start-up (INTOSC to HSPLL) ........................................ 260 Transition for Wake from Idle to Run Mode ............... 38 Transition for Wake from Sleep (HSPLL) ................... 37 Transition from RC_RUN Mode to PRI_RUN Mode ................................................. 36 Transition from SEC_RUN Mode to PRI_RUN Mode (HSPLL) .................................. 35 Transition to RC_RUN Mode ..................................... 36 Timing Diagrams and Specifications ............................... 342 A/D Conversion Requirements ................................ 360 Capture/Compare/PWM (CCP) Requirements ........ 347 CLKO and I/O Requirements ................................... 344 EUSART Synchronous Receive Requirements ....... 359 EUSART Synchronous Transmission Requirements .................................................. 358 Example SPI Mode Requirements (Master Mode, CKE = 0) .................................. 349 Example SPI Mode Requirements (Master Mode, CKE = 1) .................................. 350 Example SPI Mode Requirements (Slave Mode, CKE = 0) .................................... 352 Example SPI Mode Requirements (Slave Mode, CKE = 1) .................................... 353 External Clock Requirements .................................. 342 I2C Bus Data Requirements (Slave Mode) .............. 355 Master SSP I2C Bus Data Requirements ................ 357 Master SSP I2C Bus Start/Stop Bits Requirements .................................................. 356 Parallel Slave Port Requirements (PIC18F4525/4620) ......................................... 348 PLL Clock ................................................................ 343 Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements ........................................ 345 Timer0 and Timer1 External Clock Requirements .................................................. 346 Top-of-Stack Access .......................................................... 54 TRISE Register PSPMODE Bit ......................................................... 100 TSTFSZ ........................................................................... 307 Two-Speed Start-up ................................................. 249, 260 Two-Word Instructions Example Cases ......................................................... 58 TXSTA Register BRGH Bit ................................................................. 205 V Voltage Reference Specifications .................................... 338 W Watchdog Timer (WDT) ........................................... 249, 258 Associated Registers ............................................... 259 Control Register ....................................................... 258 During Oscillator Failure .......................................... 261 Programming Considerations .................................. 258 WCOL ...................................................... 189, 190, 191, 194 WCOL Status Flag ................................... 189, 190, 191, 194 WWW Address ................................................................ 407 WWW, On-Line Support ...................................................... 5 X XORLW ........................................................................... 307 XORWF ........................................................................... 308 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
