PIC16F1508TESSQTO datasheet(272/384 Pages) MICROCHIP

272 / 384 page

PIC16(L)F1508/9

DS41609A-page 272

Preliminary

 2011 Microchip Technology Inc.

24.1

CLCx Setup

Programming the CLCx module is performed by config-

uring the 4 stages in the logic signal flow. The 4 stages

are:

•Data selection

• Data gating

• Logic function selection

• Output polarity

Each stage is setup at run time by writing to the corre-

sponding CLCx Special Function Registers. This has

the added advantage of permitting logic reconfiguration

on-the-fly during program execution.

24.1.1

DATA SELECTION

There are 16 signals available as inputs to the configu-

rable logic. Four 8-input multiplexers are used to select

the inputs to pass on to the next stage. The 16 inputs to

the multiplexers are arranged in groups of four. Each

group is available to two of the four multiplexers, in

each case, paired with a different group. This arrange-

ment makes possible selection of up to two from a

group without precluding a selection from another

group.

Data inputs are selected with the CLCxSEL0 and

CLCxSEL1 registers (Register 24-3 and Register 24-4,

respectively).

Data inputs are selected with CLCxSEL0 and

CLCxSEL1 registers (Register 24-3 and Register 24-4,

respectively).

Data selection is through four multiplexers as indicated

on the left side of Figure 24-2. Data inputs in the figure

are identified by a generic numbered input name.

Table 24-1 correlates the generic input name to the

actual signal for each CLC module. The columns labeled

lcxd1 through lcxd4 indicate the MUX output for the

selected data input. D1S through D4S are abbreviations

for the MUX select input codes: LCxD1S<2:0> through

LCxD4S<2:0>, respectively. Selecting a data input in a

column excludes all other inputs in that column.

Note:

Data selections are undefined at power-up.

TABLE 24-1:

CLCx DATA INPUT SELECTION

Data Input

lcxd1

D1S

lcxd2

D2S

lcxd3

D3S

lcxd4

D4S

CLC 1CLC 2CLC 3CLC 4

CLCxIN[0]

000

—

100

CLC1IN0

CLC2IN0

CLC3IN0

CLC4IN0

CLCxIN[1]

001

—

101

CLC1IN1

CLC2IN1

CLC3IN1

CLC4IN1

CLCxIN[2]

010

—

110

SYNCC1OUT

CLCxIN[3]

011

—

111

SYNCC2OUT

CLCxIN[4]

100

000

—

—FOSC

FOSC

CLCxIN[5]

101

001

—

TMR0IF

CLCxIN[6]

110

010

—

TMR1IF

CLCxIN[7]

111

011

—

TMR2 = PR2

CLCxIN[8]

—

100

000

—

lc1_out

CLCxIN[9]

—

101

001

—

lc2_out

CLCxIN[10]

—

110

010

—

lc3_out

CLCxIN[11]

—

111

011

—

lc4_out

CLCxIN[12]

—

100

000

NCO1OUT

LFINTOSC

TX (EUSART)

SCK (MSSP)

CLCxIN[13]

—

101

001

HFINTOSC

ADFRC

LFINTOSC

SDO (MSSP)

CLCxIN[14]

—

110

010

PWM3OUT

PWM1OUT

PWM2OUT

PWM1OUT

CLCxIN[15]

—

111

011

PWM4OUT

PWM2OUT

PWM3OUT

PWM4OUT

PIC16F1508TESSQTO Datasheet(PDF) 272 Page - Microchip Technology

PIC16F1508TESSQTO Datasheet(HTML) 272 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL