SPC5644AF0MLU2 datasheet(110/138 Pages) FREESCALE

110 / 138 page

MPC5644A Microcontroller Data Sheet, Rev. 7

Freescale Semiconductor

110

3.17.5

External interrupt timing (IRQ pin)

Figure 22. External Interrupt Timing

3.17.6

eTPU timing

Table 44. External interrupt timing1

1 IRQ timing specified at VDD = 1.14 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL

to TH.

Characteristic

Symbol

Min

Max

Unit

IRQ Pulse Width Low

tIPWL

3—

tcyc

IRQ Pulse Width High

tIPWH

3—

tcyc

IRQ Edge to Edge Time2

2 Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

tICYC

6—

tcyc

Table 45. eTPU timing1

1 eTPU timing specified at VDD = 1.08 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V,

TA =TL to TH, and CL = 200 pF with SRC = 0b00.

Characteristic

Symbol

Min

Max

Unit

eTPU Input Channel Pulse Width

tICPW

4—

tcyc

eTPU Output Channel Pulse Width

tOCPW

2 This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include

the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).

—tcyc

IRQ

SPC5644AF0MLU2 Datasheet(PDF) 110 Page - Freescale Semiconductor, Inc

SPC5644AF0MLU2 Datasheet(HTML) 110 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL