Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSPIC33FJ64GP706 Datasheet(PDF) 182 Page - Microchip Technology

Part # DSPIC33FJ64GP706
Description  High-Performance 16-Bit Digital Signal Controllers
PDF  322 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ64GP706 Datasheet(HTML) 182 Page - Microchip Technology

Back Button DSPIC33FJ64GP706 Datasheet HTML 178Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 179Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 180Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 181Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 182Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 183Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 184Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 185Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 186Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 182 / 322 page
background image
dsPIC33FJXXXGPX06/X08/X10
DS70286C-page 180
© 2009 Microchip Technology Inc.
bit 5
ACKDT: Acknowledge Data bit (when operating as I2C master, applicable during master receive)
Value that will be transmitted when the software initiates an Acknowledge sequence.
1
= Send NACK during Acknowledge
0
= Send ACK during Acknowledge
bit 4
ACKEN: Acknowledge Sequence Enable bit
(when operating as I2C master, applicable during master receive)
1
= Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit.
Hardware clear at end of master Acknowledge sequence
0
= Acknowledge sequence not in progress
bit 3
RCEN: Receive Enable bit (when operating as I2C master)
1
= Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte
0
= Receive sequence not in progress
bit 2
PEN: Stop Condition Enable bit (when operating as I2C master)
1
= Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence
0
= Stop condition not in progress
bit 1
RSEN: Repeated Start Condition Enable bit (when operating as I2C master)
1
= Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of
master Repeated Start sequence
0
= Repeated Start condition not in progress
bit 0
SEN: Start Condition Enable bit (when operating as I2C master)
1
= Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence
0
= Start condition not in progress
REGISTER 17-1:
I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com