Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F242 Datasheet(PDF) 281 Page - Microchip Technology

Part # PIC18F242
Description  High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F242 Datasheet(HTML) 281 Page - Microchip Technology

Back Button PIC18F242 Datasheet HTML 277Page - Microchip Technology PIC18F242 Datasheet HTML 278Page - Microchip Technology PIC18F242 Datasheet HTML 279Page - Microchip Technology PIC18F242 Datasheet HTML 280Page - Microchip Technology PIC18F242 Datasheet HTML 281Page - Microchip Technology PIC18F242 Datasheet HTML 282Page - Microchip Technology PIC18F242 Datasheet HTML 283Page - Microchip Technology PIC18F242 Datasheet HTML 284Page - Microchip Technology PIC18F242 Datasheet HTML 285Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 281 / 332 page
background image
© 2006 Microchip Technology Inc.
DS39564C-page 279
PIC18FXX2
FIGURE 22-13:
EXAMPLE SPI MASTER MODE TIMING (CKE = 1)
TABLE 22-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)
Param.
No.
Symbol
Characteristic
Min
Max Units Conditions
71
TscH
SCK input high time
(Slave mode)
Continuous
1.25 TCY + 30
—
ns
71A
Single Byte
40
—
ns
(Note 1)
72
TscL
SCK input low time
(Slave mode)
Continuous
1.25 TCY + 30
—
ns
72A
Single Byte
40
—
ns
(Note 1)
73
TdiV2scH,
TdiV2scL
Setup time of SDI data input to SCK edge
100
—
ns
73A
TB2B
Last clock edge of Byte1 to the 1st clock edge of Byte2
1.5 TCY + 40
—
ns
(Note 2)
74
TscH2diL,
TscL2diL
Hold time of SDI data input to SCK edge
100
—
ns
75
TdoR
SDO data output rise time
PIC18FXXX
—
25
ns
PIC18LFXXX
—
60
ns
VDD = 2V
76
TdoF
SDO data output fall time
PIC18FXXX
—
25
ns
PIC18LFXXX
—
60
ns
VDD = 2V
78
TscR
SCK output rise time (Master mode) PIC18FXXX
—
25
ns
PIC18LFXXX
—
60
ns
VDD = 2V
79
TscF
SCK output fall time (Master mode) PIC18FXXX
—
25
ns
PIC18LFXXX
—
60
ns
VDD = 2V
80
TscH2doV,
TscL2doV
SDO data output valid after SCK
edge
PIC18FXXX
—
50
ns
PIC18LFXXX
—
150
ns
VDD = 2V
81
TdoV2scH,
TdoV2scL
SDO data output setup to SCK edge
TCY
—ns
Note 1: Requires the use of Parameter # 73A.
2: Only if Parameter # 71A and # 72A are used.
SS
SCK
(CKP = 0)
SCK
(CKP = 1)
SDO
SDI
81
71
72
74
75, 76
78
80
MSb
79
73
MSb In
bit6 - - - - - -1
LSb In
bit6 - - - -1
LSb
Note:
Refer to Figure 22-4 for load conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com