Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC17C752-08/CL Datasheet(PDF) 294 Page - Microchip Technology

Part # PIC17C752-08/CL
Description  High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC17C752-08/CL Datasheet(HTML) 294 Page - Microchip Technology

Back Button PIC17C752-08/CL Datasheet HTML 290Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 291Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 292Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 293Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 294Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 295Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 296Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 297Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 298Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 294 / 328 page
background image
PIC17C7XX
DS30289A-page 294
© 1998 Microchip Technology Inc.
FIGURE F-4:
CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)
U - 0
U - 0
R - 1
R/W - 1
R - 1
R - 1
R/W - 0
R/W - 1
—
—
STKAV GLINTD
TO
PD
POR
BOR
R = Readable bit
W = Writable bit
U = Unimplemented bit,
Read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7-6:
Unimplemented: Read as '0'
bit 5:
STKAV: Stack Available bit
This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh
→ 0h (stack overflow).
1 = Stack is available
0 = Stack is full, or a stack overflow may have occurred
(Once this bit has been cleared by a stack overflow, only a device reset will set this bit)
bit 4:
GLINTD: Global Interrupt Disable bit
This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can
cause an interrupt.
1 = Disable all interrupts
0 = Enables all un-masked interrupts
bit 3:
TO: WDT Time-out Status bit
1 = After power-up or by a CLRWDT instruction
0 = A Watchdog Timer time-out occurred
bit 2:
PD: Power-down Status bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
bit 1:
POR: Power-on Reset Status bit
1 = No Power-on Reset occurred
0 = A Power-on Reset occurred (must be set by software after a Power-on Reset occurs)
bit 0:
BOR: Brown-out Reset Status bit
When BODEN configuration bit is set (enabled):
1 = No Brown-out Reset occurred
0 = A Brown-out Reset occurred (must be set by software)
When BODEN configuration bit is clear (disabled):
Don’t care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com