| Electronic Components Datasheet Search |
|
PIC17C752-08/CL Datasheet(PDF) 299 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC17C752-08/CL Datasheet(HTML) 299 Page - Microchip Technology |
|
299 / 328 page ![]() © 1998 Microchip Technology Inc. DS30289A-page 299 PIC17C7XX FIGURE F-9: PIR2 REGISTER (ADDRESS: 10h, BANK 4) R/W - 0 R/W - 0 R/W - 0 U - 0 R/W - 0 R/W - 0 R - 1 R - 0 SSPIF BCLIF ADIF — CA4IF CA3IF TX2IF RC2IF R = Readable bit W = Writable bit -n = Value at POR reset bit7 bit0 bit 7: SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are: SPI A transmission/reception has taken place. I2C Slave / Master A transmission/reception has taken place. I2C Master The initiated start condition was completed by the SSP module. The initiated stop condition was completed by the SSP module. The initiated restart condition was completed by the SSP module. The initiated acknowledge condition was completed by the SSP module. A start condition occurred while the SSP module was idle (Multimaster system). A stop condition occurred while the SSP module was idle (Multimaster system). 0 = An SSP interrupt condition has NOT occurred. bit 6: BCLIF: Bus Collision Interrupt Flag bit 1 = A bus collision has occurred in the SSP, when configured for I2C master mode 0 = No bus collision has occurred bit 5: ADIF: A/D Module Interrupt Flag bit 1 = An A/D conversion is complete 0 = An A/D conversion is not complete bit 4: Unimplemented: Read as '0' bit 3: CA4IF: Capture4 Interrupt Flag bit 1 = Capture event occurred on RE3/CAP4 pin 0 = Capture event did not occur on RE3/CAP4 pin bit 2: CA3IF: Capture3 Interrupt Flag bit 1 = Capture event occurred on RG4/CAP3 pin 0 = Capture event did not occur on RG4/CAP3 pin bit 1: TX2IF:USART2 Transmit Interrupt Flag bit (State controlled by hardware) 1 = USART2 Transmit buffer is empty 0 = USART2 Transmit buffer is full bit 0: RC2IF: USART2 Receive Interrupt Flag bit (State controlled by hardware) 1 = USART2 Receive buffer is full 0 = USART2 Receive buffer is empty |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |