PIC17C752-08SLASHCL datasheet(134/328 Pages) MICROCHIP

134 / 328 page

PIC17C7XX

DS30289A-page 134

FIGURE 15-6: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

R/W-0

GCEN

ACKSTAT

ACKDT

ACKEN

RCEN

PEN

RSEN

SEN

R = Readable bit

W = Writable bit

U = Unimplemented bit, Read

as ‘0’

- n = Value at POR reset

bit7

bit0

bit 7:

GCEN: General Call Enable bit (In I2C slave mode only)

1 = Enable interrupt when a general call address (0000h) is received in the SSPSR.

0 = General call address disabled.

bit 6:

ACKSTAT: Acknowledge Status bit (In I2C master mode only)

In master transmit mode:

1 = Acknowledge was not received from slave

0 = Acknowledge was received from slave

bit 5:

ACKDT: Acknowledge Data bit (In I2C master mode only)

In master receive mode:

Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

1 = Not Acknowledge

0 = Acknowledge

bit 4:

ACKEN: Acknowledge Sequence Enable bit (In I2C master mode only).

In master receive mode:

1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit AKDT data bit. Automatically cleared by hard-

ware.

0 = Acknowledge sequence idle

Note:

If the I2C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be

written (or writes to the SSPBUF are disabled).

bit 3:

RCEN: Receive Enable bit (In I2C master mode only).

1 = Enables Receive mode for I2C

0 = Receive idle

Note:

If the I2C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be

written (or writes to the SSPBUF are disabled).

bit 2:

PEN: Stop Condition Enable bit (In I2C master mode only).

SCK release control

1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Stop condition idle

Note:

If the I2C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be

written (or writes to the SSPBUF are disabled).

bit 1:

RSEN: Repeated Start Condition Enabled bit (In I2C master mode only)

1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Repeated Start condition idle.

Note:

If the I2C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be

written (or writes to the SSPBUF are disabled)

bit 0:

SEN: Start Condition Enabled bit (In I2C master mode only)

1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Start condition idle.

Note:

If the I2C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be

written (or writes to the SSPBUF are disabled).

PIC17C752-08/CL Datasheet(PDF) 134 Page - Microchip Technology

PIC17C752-08/CL Datasheet(HTML) 134 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL