Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC17C752-08/CL Datasheet(PDF) 198 Page - Microchip Technology

Part # PIC17C752-08/CL
Description  High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC17C752-08/CL Datasheet(HTML) 198 Page - Microchip Technology

Back Button PIC17C752-08/CL Datasheet HTML 194Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 195Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 196Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 197Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 198Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 199Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 200Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 201Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 202Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 328 page
background image
PIC17C7XX
DS30289A-page 198
© 1998 Microchip Technology Inc.
TABLE 18-2:
PIC17CXXX INSTRUCTION SET
Mnemonic,
Operands
Description
Cycles
16-bit Opcode
Status
Affected
Notes
MSb
LSb
BYTE-ORIENTED FILE REGISTER OPERATIONS
ADDWF
f,d
ADD WREG to f
1
0000 111d
ffff
ffff
OV,C,DC,Z
ADDWFC
f,d
ADD WREG and Carry bit to f
1
0001 000d
ffff
ffff
OV,C,DC,Z
ANDWF
f,d
AND WREG with f
1
0000 101d
ffff
ffff
Z
CLRF
f,s
Clear f, or Clear f and Clear WREG
1
0010 100s
ffff
ffff
None
3
COMF
f,d
Complement f
1
0001 001d
ffff
ffff
Z
CPFSEQ
f
Compare f with WREG, skip if f = WREG
1 (2)
0011 0001
ffff
ffff
None
6,8
CPFSGT
f
Compare f with WREG, skip if f > WREG
1 (2)
0011 0010
ffff
ffff
None
2,6,8
CPFSLT
f
Compare f with WREG, skip if f < WREG
1 (2)
0011 0000
ffff
ffff
None
2,6,8
DAW
f,s
Decimal Adjust WREG Register
1
0010 111s
ffff
ffff
C3
DECF
f,d
Decrement f
1
0000 011d
ffff
ffff
OV,C,DC,Z
DECFSZ
f,d
Decrement f, skip if 0
1 (2)
0001 011d
ffff
ffff
None
6,8
DCFSNZ
f,d
Decrement f, skip if not 0
1 (2)
0010 011d
ffff
ffff
None
6,8
INCF
f,d
Increment f
1
0001 010d
ffff
ffff
OV,C,DC,Z
INCFSZ
f,d
Increment f, skip if 0
1 (2)
0001 111d
ffff
ffff
None
6,8
INFSNZ
f,d
Increment f, skip if not 0
1 (2)
0010 010d
ffff
ffff
None
6,8
IORWF
f,d
Inclusive OR WREG with f
1
0000 100d
ffff
ffff
Z
MOVFP
f,p
Move f to p
1
011p pppp
ffff
ffff
None
MOVPF
p,f
Move p to f
1
010p pppp
ffff
ffff
Z
MOVWF
f
Move WREG to f
1
0000 0001
ffff
ffff
None
MULWF
f
Multiply WREG with f
1
0011 0100
ffff
ffff
None
NEGW
f,s
Negate WREG
1
0010 110s
ffff
ffff
OV,C,DC,Z
1,3
NOP
—
No Operation
1
0000 0000
0000
0000
None
RLCF
f,d
Rotate left f through Carry
1
0001 101d
ffff
ffff
C
RLNCF
f,d
Rotate left f (no carry)
1
0010 001d
ffff
ffff
None
RRCF
f,d
Rotate right f through Carry
1
0001 100d
ffff
ffff
C
RRNCF
f,d
Rotate right f (no carry)
1
0010 000d
ffff
ffff
None
SETF
f,s
Set f
1
0010 101s
ffff
ffff
None
3
SUBWF
f,d
Subtract WREG from f
1
0000 010d
ffff
ffff
OV,C,DC,Z
1
SUBWFB
f,d
Subtract WREG from f with Borrow
1
0000 001d
ffff
ffff
OV,C,DC,Z
1
SWAPF
f,d
Swap f
1
0001 110d
ffff
ffff
None
TABLRD
t,i,f
Table Read
2 (3)
1010 10ti
ffff
ffff
None
7
TABLWT
t,i,f
Table Write
2
1010 11ti
ffff
ffff
None
5
TLRD
t,f
Table Latch Read
1
1010 00tx
ffff
ffff
None
TLWT
t,f
Table Latch Write
1
1010 01tx
ffff
ffff
None
Legend: Refer to Table 18-1 for opcode field descriptions.
Note 1:
2’s Complement method.
2:
Unsigned arithmetic.
3:
If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register
(WREG) is required to be affected, then f = WREG must be specified.
4:
During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of
the PC (PCL)
5:
Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is termi-
nated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
6:
Two-cycle instruction when condition is true, else single cycle instruction.
7:
Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
8:
A “skip” means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com