Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

EM341-RTR Datasheet(PDF) 103 Page - Silicon Laboratories

Part # EM341-RTR
Description  High-Performance, Integrated RF4CE System-on-Chip
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

EM341-RTR Datasheet(HTML) 103 Page - Silicon Laboratories

Back Button EM341-RTR Datasheet HTML 99Page - Silicon Laboratories EM341-RTR Datasheet HTML 100Page - Silicon Laboratories EM341-RTR Datasheet HTML 101Page - Silicon Laboratories EM341-RTR Datasheet HTML 102Page - Silicon Laboratories EM341-RTR Datasheet HTML 103Page - Silicon Laboratories EM341-RTR Datasheet HTML 104Page - Silicon Laboratories EM341-RTR Datasheet HTML 105Page - Silicon Laboratories EM341-RTR Datasheet HTML 106Page - Silicon Laboratories EM341-RTR Datasheet HTML 107Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 237 page
background image
EM341
104
Rev 1.0
SC1_TXENDB: Address: 0x4000C81C Reset: 0x20000000
SC2_TXENDB: Address: 0x4000C01C Reset: 0x20000000
SC1_TXCNT: Address: 0x4000C828 Reset: 0x0
SC2_TXCNT: Address: 0x4000C028 Reset: 0x0
Register 8.22. SCx_TXENDB
SC1_TXENDB: Transmit DMA End Address Register B
SC2_TXENDB: Transmit DMA End Address Register B
Bit
31
30
29
28
27
26
25
24
Name
0
0
1
0
0
0
0
0
Bit
23
22
21
20
19
18
17
16
Name
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
Name
0
0
SC_TXENDB
Bit
7
6
5
4
3
2
1
0
Name
SC_TXENDB
Bitname
Bitfield Access
Description
SC_TXENDB
[13:0]
RW
Address of the last byte that will be read from the DMA transmit buffer B.
Register 8.23. SCx_TXCNT
SC1_TXCNT: Transmit DMA Count Register
SC2_TXCNT: Transmit DMA Count Register
Bit
31
30
29
28
27
26
25
24
Name
0
0
0
0
0
0
0
0
Bit
23
22
21
20
19
18
17
16
Name
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
Name
0
0
SC_TXCNT
Bit
7
6
5
4
3
2
1
0
Name
SC_TXCNT
Bitname
Bitfield Access
Description
SC_TXCNT
[13:0]
R
The offset from the start of the active DMA transmit buffer from which the next
byte will be read. This register is set to zero when the buffer is loaded and
when the DMA is reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com