| Electronic Components Datasheet Search |
|
STM32F303VE Datasheet(PDF) 135 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F303VE Datasheet(HTML) 135 Page - STMicroelectronics |
|
135 / 184 page ![]() DocID026415 Rev 4 135/184 STM32F303xD STM32F303xE Electrical characteristics 161 SPI/I2S characteristics Unless otherwise specified, the parameters given in Table 73 for SPI or in Table 74 for I2S are derived from tests performed under ambient temperature, fPCLKx frequency and VDD supply voltage conditions summarized in Table 19. Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S). Table 73. SPI characteristics(1) Symbol Parameter Conditions Min Typ. Max Unit fSCK 1/tc(SCK) SPI clock frequency Master mode 2.7 V<VDD<3.6 V, SPI1/4 -- 24 MHz Master mode 2 V<VDD<3.6 V, SPI1/2/3/4 18 Slave mode 2 V<VDD<3.6 V, SPI1/4 24 Slave mode 2 V<VDD<3.6 V, SPI1/2/3/4 18 Slave mode transmitter/full duplex 2 V<VDD<3.6 V, SPI1/2/3/4 16.5(2) Slave mode transmitter/full duplex 2.7 V<VDD<3.6 V, SPI1/4 22.5(2)) Duty(SCK) Duty cycle of SPI clock frequency Slave mode 30 50 70 % tsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - - th(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - - tw(SCKH) tw(SCKL) SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2 tsu(MI) Data input setup time Master mode 3 - - tsu(SI) Slave mode 3 - - th(MI) Data input hold time Master mode 6.5 - - th(SI) Slave mode 4.5 - - ta(SO) Data output access time Slave mode 10 - 30 tdis(SO) Data output disable time Slave mode 8 - 7 tv(SO) Data output valid time Slave mode 2.7 V<VDD<3.6 V - 15 22 Slave mode 2 V<VDD<3.6 V - 15 30 tv(MO) Master mode - 2 4.5 th(SO) Data output hold time Slave mode 9 - - th(MO) Master mode 0 - - 1. Data based on characterization results, not tested in production. 2. The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |