Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST92185B Datasheet(PDF) 141 Page - STMicroelectronics

Part # ST92185B
Description  16K/24K/32K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92185B Datasheet(HTML) 141 Page - STMicroelectronics

Back Button ST92185B Datasheet HTML 137Page - STMicroelectronics ST92185B Datasheet HTML 138Page - STMicroelectronics ST92185B Datasheet HTML 139Page - STMicroelectronics ST92185B Datasheet HTML 140Page - STMicroelectronics ST92185B Datasheet HTML 141Page - STMicroelectronics ST92185B Datasheet HTML 142Page - STMicroelectronics ST92185B Datasheet HTML 143Page - STMicroelectronics ST92185B Datasheet HTML 144Page - STMicroelectronics ST92185B Datasheet HTML 145Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 178 page
background image
141/178
ST92185B - SYNC CONTROLLER
SYNC CONTROLLER (Cont’d)
SYNC CONTROLLER CONTROL AND STATUS
REGISTER 1 (SCCS1R)
R243 - Read/Write
Register Page: 35
Reset value: 0000 0000 (00h)
Bit 7= EOFVBI:
End Of VBI Flag.
This bit is set to “1” by hardware at the beginning
of the line 25 of the current field, when the End of
VBI interrupt request is sent to the Core. The
EOFVBI flag must be reset by software before the
end of the current field.
Bit 6= FLDST:
Field Start Flag.
This bit is set to “1” by hardware on the leading
edge of the vertical sync pulse when the field start
interrupt request is forwarded to the Core. The
FLDST flag must be reset by software before the
end of the current field.
Bit 5= FLDEV:
Field Even Flag.
This bit is read-only. It indicates which field is cur-
rently running;
0: First field is running
1: Second field is running
Bit 4= HFLG:
Horizontal Sync Flag.
This bit is read-only. It just copies the Horizontal
sync transient information issued by the horizontal
pulse shape unit. The bit is read at “1” at during
each H sync pulse and lasts to “1” up to 4 µs.
Bit 3= FSTEN:
Field Start Interrupt Enable.
0: The FLDST interrupt is disabled and the exter-
nal interrupt pin becomes the interrupt input.
1: The FLDST interrupt is enabled and the inter-
rupt from the external pin is disabled.
Bit 2= VBIEN:
VBI Interrupt Enable.
0: The EOFVBI interrupt is disabled and the exter-
nal interrupt pin becomes the interrupt input.
1: The EOFVBI interrupt is enabled and the inter-
rupt from the external pin is disabled.
Bit 1:0= MOD[1:0]:
n
70
EOFVBI FLDST FLDEV HFLG FSTEN VBIEN MOD1 MOD0
MOD1 MOD0 H & V sync
sources
CSO
CSO generator
00
chassis
sync pulses
no
-
0
1
reserved
reserved
10
from Xtal
(60 Hz)
yes
on-chip timing genera-
tor; free-running
11
from Xtal
(50 Hz)
yes
on-chip timing genera-
tor; free-running



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com