| Electronic Components Datasheet Search |
|
ST72F321 Datasheet(PDF) 151 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72F321 Datasheet(HTML) 151 Page - STMicroelectronics |
|
151 / 189 page ![]() ST72321 151/189 CLOCK CHARACTERISTICS (Cont’d) 12.5.5 Clock Security System (CSS) Note: 1. Data based on characterization results. 12.5.6 PLL Characteristics Note: 1. Data characterized but not tested. The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it will be impacted by the PLL jitter. Figure 80 shows the PLL jitter integrated on application signals in the range 125kHz to 2MHz. At frequen- cies of less than 125KHz, the jitter is negligible. Figure 80. Integrated PLL Jitter vs signal frequency1 Note 1: Measurement conditions: fCPU = 8MHz. Symbol Parameter Conditions Min Typ Max Unit fSFOSC Safe Oscillator Frequency 1) 3MHz Symbol Parameter Conditions Min Typ Max Unit fOSC PLL input frequency range 2 4 MHz ∆ f CPU/ fCPU Instantaneous PLL jitter 1) fOSC = 4 MHz. 1.0 2.5 % fOSC = 2 MHz. 2.5 4.0 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 4 MHz 2 MHz 1 MHz 500 kHz 250 kHz Application Frequency +/-Jitter (%) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |