STM32L052X6 datasheet(107/136 Pages) STMICROELECTRONICS

107 / 136 page

DocID025936 Rev 6

107/136

STM32L052x6 STM32L052x8



110

I2S characteristics

Note:

Refer to the I2S section of the product reference manual for more details about the sampling

frequency (Fs), fMCK, fCK and DCK values. These values reflect only the digital peripheral

behavior, source clock precision might slightly change them. DCK depends mainly on the

ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of

(I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.

Table 77. I2S characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

fMCK

I2S Main clock output

256 x 8K

256xFs (2)

MHz

fCK

I2S clock frequency

Master data: 32 bits

64xFs

MHz

Slave data: 32 bits

64xFs

DCK

I2S clock frequency duty

cycle

Slave receiver

tv(WS)

WS valid time

Master mode

th(WS)

WS hold time

Master mode

tsu(WS)

WS setup time

Slave mode

th(WS)

WS hold time

Slave mode

tsu(SD_MR)

Data input setup time

Master receiver

tsu(SD_SR)

Slave receiver

6.5

th(SD_MR)

Data input hold time

Master receiver

th(SD_SR)

Slave receiver

15.5

tv(SD_ST)

Data output valid time

Slave transmitter (after enable edge)

tv(SD_MT)

Master transmitter (after enable edge)

th(SD_ST)

Data output hold time

Slave transmitter (after enable edge)

th(SD_MT)

Master transmitter (after enable edge)

1.5

1. Guaranteed by characterization results.

2. 256xFs maximum value is equal to the maximum clock frequency.

STM32L052X6 Datasheet(PDF) 107 Page - STMicroelectronics

STM32L052X6 Datasheet(HTML) 107 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL