Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM8AL3188TCX Datasheet(PDF) 107 Page - STMicroelectronics

Part # STM8AL3188TCX
Description  Automotive 8-bit ultra-low-power MCU, 64 Kbyte Flash, RTC, LCD, data EEPROM, timers, USARTs, I2C, SPIs, ADC, DAC, COMPs
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8AL3188TCX Datasheet(HTML) 107 Page - STMicroelectronics

Back Button STM8AL3188TCX Datasheet HTML 103Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 104Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 105Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 106Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 107Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 108Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 109Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 110Page - STMicroelectronics STM8AL3188TCX Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 131 page
background image
DocID027179 Rev 6
107/131
STM8AL318x STM8AL3L8x
Electrical parameters
117
9.3.13
12-bit DAC characteristics
In the following table, data are guaranteed by design, not tested in production.
Table 53. DAC characteristics
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
VDDA
Analog supply voltage
-
1.8
-
3.6
V
VREF+
Reference supply voltage
-
1.8
-
VDDA
IVREF
Current consumption on VREF+
supply
VREF+ = 3.3 V, no
load, middle code
(0x800)
-
130
220
µA
VREF+ = 3.3 V, no
load, worst code
(0x000)
-
220
350
IVDDA
Current consumption on VDDA
supply
VDDA = 3.3 V, no
load, middle code
(0x800)
-
210
320
VDDA = 3.3 V, no
load, worst code
(0x000)
-
320
520
TA
Temperature range
-
-40
-
125
°C
RL(1) (2)
Resistive load
DACOUT buffer ON
5
-
k
Ω
RO
Output impedance
DACOUT buffer OFF
-
8
10
k
Ω
CL(3)
Capacitive load
-
-
-
50
pF
DAC_OUT
(4)
DAC_OUT voltage
DACOUT buffer ON
0.2
-
VDDA - 0.2
V
DACOUT buffer OFF
0
-
VREF+ -1 LSB
V
tsettling
Settling time (full scale: for a 12-
bit input code transition between
the lowest and the highest input
codes when DAC_OUT reaches
the final value ±1LSB
)
RL ≥5 kΩ, CL≤ 50 pF
-
7
12
µs
Update rate
Max frequency for a correct
DAC_OUT (@95%) change
when small variation of the input
code (from code i to i+1LSB).
RL ≥ 5 kΩ, CL ≤50 pF
-
-
1
Msps
tWAKEUP
Wakeup time from OFF state.
Input code between lowest and
highest possible codes.
RL ≥5 kΩ, CL≤50 pF
-
9
15
µs
PSRR+
Power supply rejection ratio (to
VDDA) (static DC measurement
)
RL≥ 5 kΩ, CL≤50 pF
--60
-35
dB
1. Resistive load between DACOUT and GNDA
2. Output on PF0 or PF1
3. Capacitive load at DACOUT pin
4. It gives the output excursion of the DAC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com