Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ENICSF2811PBKA Datasheet(PDF) 135 Page - Texas Instruments

Part # ENICSF2811PBKA
Description  Digital Signal Processors
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ENICSF2811PBKA Datasheet(HTML) 135 Page - Texas Instruments

Back Button ENICSF2811PBKA Datasheet HTML 131Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 132Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 133Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 134Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 135Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 136Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 137Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 138Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 139Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 172 page
background image
Lead
Active
Trail
DIN
t
d(XCOH-XZCSL)
t
d(XCOH-XA)
t
d(XCOHL-XRDL)
t
d(XCOHL-XZCSH)
t
d(XCOHL-XRDH)
WS (Synch)
XCLKOUT = XTIMCLK
XCLKOUT = 1/2 XTIMCLK
XZCS0AND1 XZCS2
XZCS6AND7
,
,
XA[0:18]
XRD
XWE
XR/W
XD[0:15]
XREADY(Synch)
t
h(XRDYsynchL)
t
su(XRDYsynchL)XCOHL
t
su(XD)XRD
t
a(XRD)
t
a(A)
t
h(XD)XRD
t
h(XRDYsynchH)XZCSH
t
su(XRDHsynchH)XCOHL
See Note (E)
= Don’t care. Signal can be high or low during this time.
Legend:
t
e(XRDYsynchH)
See Note (D)
See Notes (A) and (B)
See Note (C)
TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
www.ti.com
SPRS174T – APRIL 2001 – REVISED MAY 2012
A.
All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an
alignment cycle before an access to meet this requirement.
B.
During alignment cycles, all signals will transition to their inactive state.
C.
During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes
alignment cycles.
D.
For each sample, setup time from the beginning of the access (D) can be calculated as:
D = (XRDLEAD + XRDACTIVE + n – 1) tc(XTIM) – tsu(XRDYsynchL)XCOHL
E.
Reference for the first sample is with respect to this point
E = (XRDLEAD + XRDACTIVE) tc(XTIM)
where n is the sample number (n = 1, 2, 3, and so forth).
Figure 6-33. Example Read With Synchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD
XRDACTIVE
XRDTRAIL
USEREADY
X2TIMING
XWRLEAD
XWRACTIVE
XWRTRAIL
READYMODE
0 = XREADY
≥ 1
3
≥ 1
1
0
N/A(1)
N/A(1)
N/A(1)
(Synch)
(1)
N/A = “Don’t care” for this example
Copyright © 2001–2012, Texas Instruments Incorporated
Electrical Specifications
135
Submit Documentation Feedback
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com