| Electronic Components Datasheet Search |
|
ST72561J4-Auto Datasheet(PDF) 246 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72561J4-Auto Datasheet(HTML) 246 Page - STMicroelectronics |
|
246 / 324 page ![]() beCAN controller (beCAN) ST72561-Auto 246/324 Doc ID 12370 Rev 8 Bit 0 = LBKM Loop Back Mode Read/Set/Clear 0: loop back mode disabled 1: loop back mode enabled CAN bit timing register 0 (CBTR0) Read/ write Reset value: 0000 0000 (00h) Note: This register can only be accessed by the software when the CAN hardware is in configuration mode. Bit 7:6 SJW[1:0] Resynchronization Jump Width These bits define the maximum number of time quanta the CAN hardware is allowed to lengthen or shorten a bit to perform the resynchronization. Resynchronization Jump Width = (SJW+1). Bit 5:0 BRP[5:0] Baud Rate Prescaler These bits define the length of a time quantum. tq = (BRP+1)/fCPU For more information on bit timing, please refer to Bit timing. 7 0 SJW1 SJW0 BRP5 BRP4 BRP3 BRP2 BRP1 BRP0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |