ST72561AR7-Auto datasheet(108/324 Pages) STMICROELECTRONICS

108 / 324 page

16-bit timer

ST72561-Auto

108/324

Doc ID 12370 Rev 8

Figure 49.

Counter timing diagram, internal clock divided by 2

Figure 50.

Counter timing diagram, internal clock divided by 4

Figure 51.

Counter timing diagram, internal clock divided by 8

Note:

The MCU is in reset state when the internal reset signal is high, when it is low the MCU is

running.

12.3.3

Input capture

In this section, the index, i, may be 1 or 2 because there are two input capture functions in

the 16-bit timer.

The two 16-bit input capture registers (IC1R and IC2R) are used to latch the value of the

free running counter after a transition is detected on the ICAPi pin (see Figure 5).

ICiR register is a read-only register.

CPU CLOCK

FFFD FFFE FFFF 0000

0001

0002

0003

INTERNAL RESET

TIMER CLOCK

COUNTER REGISTER

TIMER OVERFLOW FLAG (TOF)

FFFC

FFFD

0000

0001

CPU CLOCK

INTERNAL RESET

TIMER CLOCK

COUNTER REGISTER

TIMER OVERFLOW FLAG (TOF)

CPU CLOCK

INTERNAL RESET

TIMER CLOCK

COUNTER REGISTER

TIMER OVERFLOW FLAG (TOF)

FFFC

FFFD

0000

MS Byte

LS Byte

ICiR

ICiHR

ICiLR

ST72561AR7-Auto Datasheet(PDF) 108 Page - STMicroelectronics

ST72561AR7-Auto Datasheet(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL