Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72561AR7-Auto Datasheet(PDF) 211 Page - STMicroelectronics

Part # ST72561AR7-Auto
Description  Clock, reset and supply management
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72561AR7-Auto Datasheet(HTML) 211 Page - STMicroelectronics

Back Button ST72561AR7-Auto Datasheet HTML 207Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 208Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 209Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 210Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 211Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 212Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 213Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 214Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 215Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 324 page
background image
ST72561-Auto
LINSCI serial communication interface (LIN master only)
Doc ID 12370 Rev 8
211/324
Bit 0 = SBK Send break.
This bit set is used to send break characters. It is set and cleared by software.
0: no break character is transmitted
1: break characters are transmitted
Note:
If the SBK bit is set to “1” and then to “0”, the transmitter sends a BREAK word at the end of
the current word.
16.8.4
Control Register 3 (SCICR3)
Read/ write
Reset value: 0000 0000 (00h)
Bit 7 = Reserved, must be kept cleared.
Bit 6 = LINE LIN Mode Enable.
This bit is set and cleared by software.
0: LIN mode disabled
1: LIN master mode enabled
The LIN Master mode enables the capability to send LIN Synch Breaks (13 low bits) using
the SBK bit in the SCICR2 register.
In transmission, the LIN synch break low phase duration is shown as below:
Bits 5:4 = Reserved, forced by hardware to 0.
These bits are not used.
Bit 3 = CLKEN Clock Enable.
This bit allows the user to enable the SCLK pin.
0: SLK pin disabled
1: SLK pin enabled
Bit 2 = CPOL Clock Polarity.
This bit allows the user to select the polarity of the clock output on the SCLK pin. It works in
conjunction with the CPHA bit to produce the desired clock/data relationship (see Figure 92
and Figure 93).
0: steady low value on SCLK pin outside transmission window.
1: steady high value on SCLK pin outside transmission window.
7
0
-
LINE
-
-
CLKEN
CPOL
CPHA
LBCL
Table 75.
LIN sync break duration
LINE
M
Number of low bits sent during a LIN synch break
0
010
111
1
013
114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com