| Electronic Components Datasheet Search |
|
STM32F769AI Datasheet(PDF) 186 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F769AI Datasheet(HTML) 186 Page - STMicroelectronics |
|
186 / 255 page ![]() Electrical characteristics STM32F765xx STM32F767xx STM32F768Ax STM32F769xx 186/255 DocID029041 Rev 4 JTAG/SWD timing diagrams Figure 51. JTAG timing diagram Table 88. Dynamics characteristics: SWD characteristics Symbol Parameter Conditions Min Typ Max Unit Fpp SWCLK clock frequency 2.7V <VDD< 3.6V - - 80 MHz 1/tc(SWCLK) 1.71 <VDD< 3.6V -- 50 tw(SWCLKH) SCK high and low time - TPCLK − 1TPCLK TPCLK + 1 ns tw(SWCLKL) tsu(SWDIO) SWDIO input setup time - 3.5 - - th(SWDIO) SWDIO input hold time - 0 - - tov (SWDIO) SWDIO output valid time 2.7V <VDD< 3.6V - 11 12 1.71 <VDD< 3.6V - 11 16.5 toh(SWDIO) SWDIO output hold time - 9 - - |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |