| Electronic Components Datasheet Search |
|
STM32F769AI Datasheet(PDF) 218 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F769AI Datasheet(HTML) 218 Page - STMicroelectronics |
|
218 / 255 page ![]() Electrical characteristics STM32F765xx STM32F767xx STM32F768Ax STM32F769xx 218/255 DocID029041 Rev 4 Figure 77. DCMI timing diagram 5.3.33 LCD-TFT controller (LTDC) characteristics Unless otherwise specified, the parameters given in Table 121 for LCD-TFT are derived from tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage summarized in Table 17, with the following configuration: • LCD_CLK polarity: high • LCD_DE polarity: low • LCD_VSYNC and LCD_HSYNC polarity: high • Pixel formats: 24 bits Table 121. LTDC characteristics (1) 1. Guaranteed by characterization results. Symbol Parameter Min Max Unit fCLK LTDC clock output frequency - 65 MHz DCLK LTDC clock output duty cycle 45 55 % tw(CLKH), tw(CLKL) Clock High time, low time tw(CLK)/2−0.5 tw(CLK)/2+0.5 ns tv(DATA) Data output valid time - 6 th(DATA) Data output hold time 0 - tv(HSYNC), tv(VSYNC), tv(DE) HSYNC/VSYNC/DE output valid time - 3.5 th(HSYNC), th(VSYNC), th(DE) HSYNC/VSYNC/DE output hold time 0.5 - |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |