Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32F769AI Datasheet(PDF) 253 Page - STMicroelectronics

Part # STM32F769AI
Description  Dual mode Quad-SPI
PDF  255 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F769AI Datasheet(HTML) 253 Page - STMicroelectronics

Back Button STM32F769AI Datasheet HTML 247Page - STMicroelectronics STM32F769AI Datasheet HTML 248Page - STMicroelectronics STM32F769AI Datasheet HTML 249Page - STMicroelectronics STM32F769AI Datasheet HTML 250Page - STMicroelectronics STM32F769AI Datasheet HTML 251Page - STMicroelectronics STM32F769AI Datasheet HTML 252Page - STMicroelectronics STM32F769AI Datasheet HTML 253Page - STMicroelectronics STM32F769AI Datasheet HTML 254Page - STMicroelectronics STM32F769AI Datasheet HTML 255Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 253 / 255 page
background image
DocID029041 Rev 4
253/255
STM32F765xx STM32F767xx STM32F768Ax STM32F769xxRecommendations when using internal
254
Appendix A
Recommendations when using internal reset
OFF
When the internal reset is OFF, the following integrated features are no longer supported:
The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
The brownout reset (BOR) circuitry must be disabled
The embedded programmable voltage detector (PVD) is disabled
VBAT functionality is no more available and VBAT pin should be connected to VDD
The over-drive mode is not supported
A.1
Operating conditions
Table 137. Limitations depending on the operating power supply range
Operating
power
supply
range
ADC
operation
Maximum
Flash
memory
access
frequency
with no wait
states
(fFlashmax)
Maximum Flash
memory access
frequency with
wait states (1)(2)
1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no
wait state is required.
2. Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states
given here does not impact the execution speed from the Flash memory since the ART accelerator or L1-
cache allows to achieve a performance equivalent to 0-wait state program execution.
I/O operation
Possible Flash
memory
operations
VDD =1.7 to
2.1 V(3)
3. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to
Section 2.18.1: Internal reset ON).
Conversion
time up to
1.2 Msps
20 MHz
168 MHz with 8
wait states and
over-drive OFF
– No I/O
compensation
8-bit erase and
program
operations only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com