STM32L471RG datasheet(174/218 Pages) STMICROELECTRONICS

174 / 218 page

Electrical characteristics

STM32L471xx

174/218

DocID027226 Rev 1

Figure 27. SPI timing diagram - slave mode and CPHA = 0

tv(SO)

Data output valid time

Slave mode 2.7 < VDD < 3.6 V

Voltage Range 1

-12.5

Slave mode 1.71 < VDD < 3.6 V

Voltage Range 1

-12.5

Slave mode 1.71 < VDD < 3.6 V

Voltage Range 2

-12.5

Slave mode 1.08 < VDDIO2 < 1.32 V(3)

-25

62.5

tv(MO)

Master mode

2.5

12.5

th(SO)

Data output hold time

Slave mode

Slave mode 1.08 < VDDIO2 < 1.32 V(3)

th(MO)

Master mode

1. Guaranteed by characterization results.

2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or

high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master

having tsu(MI) = 0 while Duty(SCK) = 50 %.

3. SPI mapped on Port G.

Table 82. SPI characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32L471RG Datasheet(PDF) 174 Page - STMicroelectronics

STM32L471RG Datasheet(HTML) 174 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL