| Manufacturer | Part # | Datasheet | Description |
Cypress Semiconductor |
CY7C1648KV18
|
857Kb / 30P |
144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
|
|
CY7C2568XV18
|
883Kb / 29P |
72-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C2268KV18
|
876Kb / 29P |
36-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C2268XV18
|
907Kb / 29P |
36-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C2644KV18
|
840Kb / 30P |
144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
|
|
CY7C2168KV18
|
879Kb / 29P |
18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C25682KV18
|
865Kb / 29P |
72-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C1668KV18
|
771Kb / 30P |
144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C2268KV18
|
874Kb / 31P |
36-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C2568XV18
|
908Kb / 29P |
72-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
New Zealand ▼ 
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
