Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TAS5825M Datasheet(PDF) 43 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5825M
Description  4.5 V to 26.4 V, 38-W Stereo, Inductor-Less, Digital Input, Closed-Loop Class-D Audio Amplifier with 96-kHz/192-kHz Extended Audio Processing
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TAS5825M Datasheet(HTML) 43 Page - Texas Instruments

Back Button TAS5825M Datasheet HTML 39Page - Texas Instruments TAS5825M Datasheet HTML 40Page - Texas Instruments TAS5825M Datasheet HTML 41Page - Texas Instruments TAS5825M Datasheet HTML 42Page - Texas Instruments TAS5825M Datasheet HTML 43Page - Texas Instruments TAS5825M Datasheet HTML 44Page - Texas Instruments TAS5825M Datasheet HTML 45Page - Texas Instruments TAS5825M Datasheet HTML 46Page - Texas Instruments TAS5825M Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 71 page
background image
43
TAS5825M
www.ti.com
SLASEH7 – JANUARY 2018
Product Folder Links: TAS5825M
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
8.6.1.32 GPIO0_SEL Register (Offset = 61h) [reset = 0x00]
GPIO0_SEL is shown in Figure 45 and described in Table 37.
Return to Summary Table.
Figure 45. GPIO0_SEL Register
7
6
5
4
3
2
1
0
RESERVED
GPIO0_SEL
R/W
R/W
Table 37. GPIO0_SEL Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RESERVED
R/W
0000
This bit is reserved
3-0
GPIO0_SEL
R/W
0000
0000: off (low)
0001: Reserved
0010: Register GPIO0 output
0011: Auto mute flag (asserted when both L and R channels are
auto muted)
0100: Auto mute flag for left channel
0101: Auto mute flag for right channel
0110: Clock invalid flag (clock error or clock missing)
0111: Reserved
1000: GPIO0 as WARNZ output
1001: Serial audio interface data output (SDOUT)
1011: GPIO0 as FAULTZ output
1100: GPIO0 as SPI CLK
1101: GPIO0 as SPI_MOSI
1110: Reserved
1111: Reserved
8.6.1.33 GPIO1_SEL Register (Offset = 62h) [reset = 0x00]
GPIO1_SEL is shown in Figure 46 and described in Table 38.
Return to Summary Table.
Figure 46. GPIO1_SEL Register
7
6
5
4
3
2
1
0
RESERVED
GPIO1_SEL
R/W
R/W
Table 38. GPIO1_SEL Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RESERVED
R/W
0000
This bit is reserved
3-0
GPIO1_SEL
R/W
0000
0000: off (low)
0001: Reserved
0010: Register GPIO1 output
0011: Auto mute flag (asserted when both L and R channels are
auto muted)
0100: Auto mute flag for left channel
0101: Auto mute flag for right channel
0110: Clock invalid flag (clock error or clock missing)
0111: Reserved
1000: GPIO1 as WARNZ output
1001: Serial audio interface data output (SDOUT)
1011: GPIO1 as FAULTZ output
1100: GPIO1 as SPI CLK
1101: GPIO1 as SPI_MOSI
1110: Reserved
1111: Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com