FDMF6705V datasheet(13/19 Pages) ONSEMI

13 / 19 page

www.fairchildsemi.com

FDMF6705V • Rev. 1.0.2

Adaptive Gate Drive Circuit

The driver IC advanced design ensures minimum

MOSFET dead-time while eliminating potential shoot

through (cross-conduction) currents. It senses the state

of the MOSFETs and adjusts the gate drive adaptively

to ensure they do not conduct simultaneously. Figure 24

provides the relevant timing waveforms. To prevent

overlap during the LOW-to-HIGH switching transition

(Q2 off to Q1 on), the adaptive circuitry monitors the

voltage at the GL pin. When the PWM signal goes

HIGH, Q2 begins to turn off after some propagation

delay (tPD_PHGLL). Once the GL pin is discharged below

~2V, Q1 begins to turn on after adaptive delay tD_DEADON.

To preclude overlap during the HIGH-to-LOW transition

(Q1 off to Q2 on), the adaptive circuitry monitors the

voltage at the VSWH pin. When the PWM signal goes

LOW, Q1 begins to turn off after some propagation

delay (tPD_PLGHL). Once the VSWH pin falls below ~2.2V,

Q2 begins to turn on after adaptive delay tD_DEADOFF.

Additionally, VGS(Q1) is monitored. When VGS(Q1) is

discharged below ~1.2V, a secondary adaptive delay is

initiated, which results in Q2 being driven on after

tD_TIMEOUT, regardless of SW state. This function is

implemented to ensure CBOOT is recharged each

switching cycle in the event that the SW voltage does

not fall below the 2.2V adaptive threshold. Secondary

delay tD_TIMEOUT is longer than tD_DEADOFF.

Figure 24. PWM and 3-StateTiming Diagram

Notes:

tPD_xxx = propagation delay from external signal (PWM, SMOD#, etc.) to IC generated signal.

Example (tPD_PHGLL – PWM going HIGH to LS VGS (GL) going LOW)

tD_xxx = delay from IC generated signal to IC generated signal.

Example (tD_DEADON – LS VGS (GL) LOW to HS VGS (GH) HIGH)

PWM

Exiting 3-state

tPD_PHGLL = PWM rise to LS VGS fall, VIH_PWM to 90% LS VGS

tPD_TSGHH = PWM 3-state to HIGH to HS VGS rise, VIH_PWM to 10% HS VGS

tPD_PLGHL = PWM fall to HS VGS fall, VIL_PWM to 90% HS VGS

tPD_TSGLH = PWM 3-state to LOW to LS VGS rise, VIL_PWM to 10% LS VGS

tPD_PHGHH = PWM rise to HS VGS rise, VIH_PWM to 10% HS VGS (SMOD# held LOW)

SMOD#

Dead Times

tPD_SLGLL = SMOD# fall to LS VGS fall, VIL_SMOD to 90% LS VGS

tD_DEADON = LS VGS fall to HS VGS rise, LS-comp trip value (~2.0V GL) to 10% HS VGS

tPD_SHGLH = SMOD# rise to LS VGS rise, VIH_SMOD to 10% LS VGS

tD_DEADOFF = VSWH fall to LS VGS rise, SW-comp trip value (~2.2V VSWH) to 10% LS VGS

tPD_TSGHH

VSWH

tPD_PHGLL

tD_HOLD -OFF

90%

less than

tD_HOLD -OFF

Exit

3 State

2.0V

PWM

VIL_PWM

VIH_PWM

VTRI_HI

VIH_PWM

10%

tR_GL

tD_HOLD -OFF

tPD_TSGLH

less than

tD_HOLD -OFF

Exit

3-State

VIH PWM

VTRI_HI

VTRI_LO

VIL_PWM

PD_PLGHL

tPD_TSGHH

DCM

tF_GH

tR_GH

tD_HOLD-OFF

10%

CCM

DCM

Exit

3-State

90%

10%

90%

Enter

3 -State

Enter

3 -State

tD_DEADOFF

tD_DEADON

Enter

3-State

tF_GL

VIN

VOUT

2.2V

FDMF6705V Datasheet(PDF) 13 Page - ON Semiconductor

FDMF6705V Datasheet(HTML) 13 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Datasheet Download

Link URL