Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LTC1748CFW Datasheet(PDF) 15 Page - Linear Technology

Part # LTC1748CFW
Description  14-Bit, 80Msps Low Noise ADC
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1748CFW Datasheet(HTML) 15 Page - Linear Technology

Back Button LTC1748CFW Datasheet HTML 11Page - Linear Technology LTC1748CFW Datasheet HTML 12Page - Linear Technology LTC1748CFW Datasheet HTML 13Page - Linear Technology LTC1748CFW Datasheet HTML 14Page - Linear Technology LTC1748CFW Datasheet HTML 15Page - Linear Technology LTC1748CFW Datasheet HTML 16Page - Linear Technology LTC1748CFW Datasheet HTML 17Page - Linear Technology LTC1748CFW Datasheet HTML 18Page - Linear Technology LTC1748CFW Datasheet HTML 19Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 20 page
background image
15
LTC1748
1748fa
Any noise present on the encode signal will result in
additional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
In applications where jitter is critical (high input frequen-
cies) take the following into consideration:
1. Differential drive should be used.
2. Use as large an amplitude as possible; if transformer
coupled use a higher turns ratio to increase the
amplitude.
3. If the ADC is clocked with a sinusoidal signal, filter the
encode signal to reduce wideband noise.
4. Balance the capacitance and series resistance at both
encode inputs so that any coupled noise will appear at
both inputs as common mode noise.
APPLICATIO S I FOR ATIO
VDD
LTC1748
1748 F07
BIAS
VDD
5V
ENC
ENC
ANALOG INPUT
2V BIAS
2V BIAS
1:4
0.1
µF
CLOCK
INPUT
50
Ω
6k
6k
TO INTERNAL
ADC CIRCUITS
Figure 7. Transformer Driven ENC/ENC
1748 F08a
ENC
2V
VTHRESHOLD = 2V
ENC
0.1
µF
LTC1748
1748 F08b
ENC
ENC
130
Ω
3.3V
3.3V
130
Ω
D0
Q0
Q0
MC100LVELT22
LTC1748
83
Ω
83
Ω
Figure 8a. Single-Ended ENC Drive,
Not Recommended for Low Jitter
Figure 8b. ENC Drive Using a CMOS-to-PECL Translator
The encode inputs have a common mode range of 1.8V to
VDD. Each input may be driven from ground to VDD for
single-ended drive.
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC1748 is 80Msps. For
the ADC to operate properly the encode signal should have
a 50% (
±4%) duty cycle. Each half cycle must have at least
6ns for the ADC internal circuitry to have enough settling
time for proper operation. Achieving a precise 50% duty
cycle is easy with differential sinusoidal drive using a
transformer or using symmetric differential logic such as
PECL or LVDS. When using a single-ended encode signal
asymmetric rise and fall times can result in duty cycles that
are far from 50%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com