MPC941 datasheet(4/13 Pages) IDT

4 / 13 page

REVISION 10 3/18/15

LOW VOLTAGE, 1:27 CLOCK DISTRIBUTION CHIP

MPC941 DATA SHEET

Table 4. AC Characteristics (VCC = 3.3 V ± 5%, TA = –40 to +85C)

(1)

1. AC characteristics apply for parallel output termination of 50

 to V

TT.

Symbol

Characteristics

Min

Typ

Max

Unit

Condition

fMAX

Maximum Output Frequency

250(2)

2. AC characteristics are guaranteed up to fmax. Please refer to applications section for information on power consumption versus operating

frequency and thermal management.

MHz

tr, tf

LVCMOS_CLK Input Rise/Fall Time

1.0(3)

3. Fast input signal transition times are required to maintain part-to-part skew specification. If part-to-part skew is not critical to the application,

signal transition times smaller than 3 ns can be applied to the MPC941.

0.8 to 2.0 V

tPLH

tPHL

Propagation Delay

PECL_CLK to any Q

LVCMOS_CLK to any Q

1.2

0.9

1.8

1.5

2.6

2.3

tPLZ, HZ

Output Disable Time

tPZL, LZ

Output Enable Time

tsk(O)

Output-to-Output Skew

PECL_CLK to any Q

LVCMOS_CLK to any Q

125

250

tsk(PP)

Device-to-Device Skew

PECL_CLK to any Q

LVCMOS_CLK to any Q

1000

For a given TA and

VCC, any Q

tsk(PP)

Device-to-Device Skew

PECL_CLK to any Q

LVCMOS_CLK to any Q

1400

For any TA, VCC

and Q

DCQ

Output Duty Cycle

PECL_CLK to any Q

LVCMOS_CLK to any Q

DCREF = 50%

tr, tf

Output Rise/Fall Time

0.2

1.0

0.55 to 2.4 V

Table 5. DC Characteristics (VCC = 2.5 V ± 5%, TA = –40 to +85C)

Symbol

Characteristics

Min

Typ

Max

Unit

Condition

VIH

Input High Voltage

LVCMOS_CLK

1.7

VCC + 0.3

LVCMOS

VIL

Input Low Voltage

LVCMOS_CLK

–0.3

0.7

LVCMOS

IIN

Input Current

120(1)

1. Input pull-up / pull-down resistors influence input current.

A

VPP

Peak-to-Peak Input Voltage

PECL_CLK,

PECL_CLK

500

LVPECL

VCMR

Common Mode Range

PECL_CLK,

PECL_CLK

1.1

VCC – 0.7

LVPECL

VOH

Output High Voltage

1.8

IOH = –15 mA

(2)

2. The MPC941 is capable of driving 50

 transmission lines on the incident edge. Each output drives one 50  parallel terminated transmission

line to a termination voltage of VTT. Alternatively, the device drives up to two 50  series terminated transmission lines.

VOL

Output Low Voltage

0.6

IOL = 15 mA

(2)

IOZ

Output Tristate Leakage Current

100

A

ZOUT

Output Impedance

18 – 20



CPD

Power Dissipation Capacitance

7 – 8

Per Output

CIN

Input Capacitance

4.0

ICCQ

Maximum Quiescent Supply Current

All VCC Pins

VTT

Output Termination Voltage

VCC 2

MPC941 Datasheet(PDF) 4 Page - Integrated Device Technology

MPC941 Datasheet(HTML) 4 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Datasheet Download

Link URL