AD9510_16 datasheet(48/56 Pages) AD

48 / 56 page

AD9510

Data Sheet

Rev. C | Page 48 of 56

Reg.

Addr.

(Hex) Bit(s) Name

Description

[4:2] Prescaler value

(P/P + 1)

[4]

[3]

[2]

Mode

Prescaler Mode

Divide by 1

Divide by 2

2/3

4/5

8/9

16/17

32/33

Divide by 3

DM = dual modulus, FD = fixed divide.

[5]

Not used.

[6]

B counter bypass

Only valid when operating the prescaler in fixed divide (FD) mode. When this bit is set, the B counter is

divided by 1. This allows the prescaler setting to determine the divide for the N divider.

[7]

Not used.

[5:0] 14-bit reference

counter, R MSBs

R divider MSB[13:8].

[7:0] 14-bit reference

counter, R LSBs

R divider MSB[7:0].

[1:0] Antibacklash pulse

width

[1]

[0]

Antibacklash Pulse Width (ns)

1.3 (default)

2.9

6.0

1.3

[4:2]

Not used

[5]

Digital lock detect

window

[5]

Digital Lock Detect Window (ns)

Digital Lock Detect Loss of Lock Threshold (ns)

0 (default)

9.5

3.5

If the time difference of the rising edges at the inputs to the PFD are less than the lock detect window

time, the digital lock detect flag is set. The flag remains set until the time difference is greater than the

loss of lock threshold.

[6]

Lock detect disable 0 = normal lock detect operation (default), 1 = disable lock detect.

[7]

Not used.

Unused

0E33

Not used.

Fine delay adjust

[0]

Delay control

Delay block control bit.

OUT5

Bypasses delay block and powers it down (default = 1b).

OUT6

[7:1]

Not used.

AD9510 Datasheet(PDF) 48 Page - Analog Devices

AD9510 Datasheet(HTML) 48 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL