XC161CS-32F datasheet(49/84 Pages) INFINEON

49 / 84 page

XC161-32

Derivatives

Functional Description

Data Sheet

V1.0, 2004-11

3.15

Clock Generation

The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers

to generate the clock signals for the XC161 with high flexibility. The master clock

MC is

the reference clock signal, and is used for TwinCAN and is output to the external system.

The CPU clock

CPU and the system clock fSYS are derived from the master clock either

directly (1:1) or via a 2:1 prescaler (

SYS = fCPU = fMC / 2). See also Section 4.4.1.

The on-chip oscillator can drive an external crystal or accepts an external clock signal.

The oscillator clock frequency can be multiplied by the on-chip PLL (by a programmable

factor) or can be divided by a programmable prescaler factor.

If the bypass mode is used (direct drive or prescaler) the PLL can deliver an independent

clock to monitor the clock signal generated by the on-chip oscillator. This PLL clock is

independent from the XTAL1 clock. When the expected oscillator clock transitions are

missing the Oscillator Watchdog (OWD) activates the PLL Unlock/OWD interrupt node

and supplies the CPU with an emergency clock, the PLL clock signal. Under these

circumstances the PLL will oscillate with its basic frequency.

The oscillator watchdog can be disabled by switching the PLL off. This reduces power

consumption, but also no interrupt request will be generated in case of a missing

oscillator clock.

Note: At the end of an external reset (EA = ‘0’) the oscillator watchdog may be disabled

via hardware by (externally) pulling the RD line low upon a reset, similar to the

standard reset configuration.

3.16

Parallel Ports

The XC161 provides up to 99 I/O lines which are organized into nine input/output ports

and one input port. All port lines are bit-addressable, and all input/output lines are

individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O

ports are true bidirectional ports which are switched to high impedance state when

configured as inputs. The output drivers of some I/O ports can be configured (pin by pin)

for push/pull operation or open-drain operation via control registers. During the internal

reset, all port pins are configured as inputs (except for pin RSTOUT).

The edge characteristics (shape) and driver characteristics (output current) of the port

drivers can be selected via registers POCONx.

The input threshold of some ports is selectable (TTL or CMOS like), where the special

CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The

input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with

them. All port lines that are not used for these alternate functions may be used as general

purpose IO lines.

XC161CS-32F Datasheet(PDF) 49 Page - Infineon Technologies AG

XC161CS-32F Datasheet(HTML) 49 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL