Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AD5683RARMZ Datasheet(PDF) 25 Page - Analog Devices

Part # AD5683RARMZ
Description  Tiny 16-/14-/12-Bit SPI nanoDAC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5683RARMZ Datasheet(HTML) 25 Page - Analog Devices

Back Button AD5683RARMZ Datasheet HTML 20Page - Analog Devices AD5683RARMZ Datasheet HTML 21Page - Analog Devices AD5683RARMZ Datasheet HTML 22Page - Analog Devices AD5683RARMZ Datasheet HTML 23Page - Analog Devices AD5683RARMZ Datasheet HTML 24Page - Analog Devices AD5683RARMZ Datasheet HTML 25Page - Analog Devices AD5683RARMZ Datasheet HTML 26Page - Analog Devices AD5683RARMZ Datasheet HTML 27Page - Analog Devices AD5683RARMZ Datasheet HTML 28Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 25 / 28 page
background image
Data Sheet
AD5683R/AD5682R/AD5681R/AD5683
Rev. D | Page 25 of 28
Readback Input Register
The AD5683R allows readback of the contents of the input
register through the SDO pin by using Command 5 (see Table 9),
as shown in Figure 53.
The SDO pin is automatically enabled for the duration of the
read operation, after which it is disabled again, as shown in
Table 15. If the DCEN bit was enabled before the read operation,
the bit is reset after a readback operation. If the AD5683R was
operating in daisy-chain mode, the user must enable the DCEN
bit again.
Table 15. Write and Readback sequence
SDI
SDO
Action
0x180000
0x000000
Write 0x8000 to the input register
0x500000
0x000000
Prepare data read from the input register
0x000000
0xX8000X1
Clock out the data
1
X mean don’t care.
HARDWARE LDAC
The DACs of the AD5683R/AD5682R/AD5681R/AD5683 have
a double buffered interface consisting of an input register and a
DAC register. The LDAC transfers data from the input register
to the DAC register and, consequently, the output is updated.
Hold LDAC high while data is clocked into the input shift
register. The DAC output is updated by taking LDAC low after
SYNC is taken high. The output DAC is updated on the falling
edge of LDAC.
If LDAC is pulsed while the data is being clocked, the pulse is
ignored.
HARDWARE RESET
RESET is an active low signal that sets the input and DAC
registers to zero scale and the control registers to their default
values. It is necessary to keep RESET low for 75 ns to complete
the operation. When the RESET signal returns high, the output
remains at the zero scale until a new value is programmed.
While the RESET pin is low, the AD5683R/AD5681R ignore
any new command.
If RESET is held low at power-up, the internal reference is not
initialized correctly until the RESET pin is released.
SYNC
SCLK
24
1
24
1
DB23
DB0
DB23
DB0
SDI
NOP CONDITION
READBACK COMMAND
DB23
DB0
SDO
DATA
Figure 53. Readback Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com