Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AD5317R Datasheet(PDF) 21 Page - Analog Devices

Part # AD5317R
Description  Quad, 10-Bit nanoDAC Reference, SPI Interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5317R Datasheet(HTML) 21 Page - Analog Devices

Back Button AD5317R Datasheet HTML 17Page - Analog Devices AD5317R Datasheet HTML 18Page - Analog Devices AD5317R Datasheet HTML 19Page - Analog Devices AD5317R Datasheet HTML 20Page - Analog Devices AD5317R Datasheet HTML 21Page - Analog Devices AD5317R Datasheet HTML 22Page - Analog Devices AD5317R Datasheet HTML 23Page - Analog Devices AD5317R Datasheet HTML 24Page - Analog Devices AD5317R Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
Data Sheet
AD5317R
Rev. B | Page 21 of 28
23B
STANDALONE OPERATION
The write sequence begins by bringing the
A
SYNCE
A
line low. Data
from the SDIN line is clocked into the 24-bit input shift register
on the falling edge of SCLK. After the last of the 24 data bits is
clocked in,
A
SYNCE
A
should be brought high. The programmed
function is then executed, that is, an
A
LDACE
A
-dependent change
in DAC register contents and/or a change in the mode of
operation. If
A
SYNCE
A
is taken high before the 24th clock, invalid
data may be loaded to the DAC.
A
SYNCE
A
must be brought high
for a minimum of 20 ns (single channel, see t8 in Figure 2)
before the next write sequence so that a falling edge of
A
SYNCE
A
can initiate the next write sequence.
A
SYNCE
A
should be idled at
the rails between write sequences for even lower power opera-
tion of the part. The
A
SYNCE
A
line is kept low for 24 falling edges
of SCLK, and the DAC is updated on the rising edge of
A
SYNCE
A
.
After the data is transferred into the input register of the
addressed DAC, all DAC registers and outputs can be updated
by taking
A
LDACE
A
low while the
A
SYNCE
A
line is high.
24B
WRITE AND UPDATE COMMANDS
45B
Write to Input Register n (Dependent on
A
LDACE
A
)
Command 0001 allows the user to write to each DAC’s
dedicated input register individually. When
A
LDACE
A
is low,
the input register is transparent (if not controlled by the
A
LDACE
A
mask register).
46B
Update DAC Register n with Contents of Input Register n
Command 0010 loads the DAC registers/outputs with the
contents of the input registers selected and updates the DAC
outputs directly.
47B
Write to and Update DAC Channel n (Independent
of
A
LDACE
A
)
Command 0011 allows the user to write to the DAC registers
and update the DAC outputs directly.
25B
DAISY-CHAIN OPERATION
For systems that contain several DACs, the SDO pin can be
used to daisy-chain several devices together. This function
is enabled through a software executable daisy-chain enable
(DCEN) command. Command 1000 is reserved for this DCEN
function (see Table 8). The daisy-chain mode is enabled by
setting Bit DB0 in the DCEN register. The default setting is
standalone mode, where DB0 = 0. Table 10 shows how the state
of the bit corresponds to the mode of operation of the device.
Table 10. Daisy-Chain Enable (DCEN) Register
DB0
Description
0
Standalone mode (default)
1
DCEN mode
68HC11*
MISO
SDIN
SCLK
MOSI
SCK
PC7
PC6
SDO
SCLK
SDO
SCLK
SDO
SDIN
SDIN
SYNC
SYNC
SYNC
LDAC
LDAC
LDAC
AD5317R
AD5317R
AD5317R
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 45. Daisy-Chaining the AD5317R
The SCLK pin is continuously applied to the input shift register
when
A
SYNCE
A
is low. If more than 24 clock pulses are applied, the
data ripples out of the input shift register and appears on the
SDO line. This data is clocked out on the rising edge of SCLK
and is valid on the falling edge. By connecting the SDO line to
the SDIN input on the next DAC in the chain, a daisy-chain
interface is constructed. Each DAC in the system requires 24
clock pulses. Therefore, the total number of clock cycles must
equal 24 × N, where N is the total number of devices that are
updated. If
A
SYNCE
A
is taken high at a clock that is not a multiple
of 24, invalid data may be loaded to the DAC. When the serial
transfer to all devices is complete,
A
SYNCE
A
is taken high. This
latches the input data in each device in the daisy chain and
prevents any further data from being clocked into the input
shift register. The serial clock can be a continuous or a gated clock.
A continuous SCLK source can be used only if
A
SYNCE
A
can be
held low for the correct number of clock cycles. In gated clock
mode, a burst clock containing the exact number of clock cycles
must be used, and
A
SYNCE
A
must be taken high after the final clock
to latch the data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com