25LC256-IP datasheet(11/26 Pages) MICROCHIP

11 / 26 page

 2003 Microchip Technology Inc.

Preliminary

DS21822C-page 11

25AA256/25LC256

2.6

Write Status Register Instruction

(WRSR)

The Write Status Register instruction (WRSR) allows the

user to write to the nonvolatile bits in the Status register

as shown in Table 2-2. The user is able to select one of

four levels of protection for the array by writing to the

appropriate bits in the Status register. The array is

divided up into four segments. The user has the ability

to write-protect none, one, two, or all four of the

segments of the array. The partitioning is controlled as

shown in Table 2-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile

bit that is available as an enable bit for the WP pin. The

Write-Protect (WP) pin and the Write-Protect Enable

(WPEN)

bit

the

Status

control

the

programmable hardware write-protect feature. Hard-

ware write protection is enabled when WP pin is low

and the WPEN bit is high. Hardware write protection is

disabled when either the WP pin is high or the WPEN

bit is low. When the chip is hardware write-protected,

only writes to nonvolatile bits in the Status register are

disabled. See Table 2-4 for a matrix of functionality on

the WPEN bit.

See Figure 2-7 for the WRSR timing sequence.

TABLE 2-3:

ARRAY PROTECTION

FIGURE 2-7:

WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)

BP1

BP0

Array Addresses

Write-Protected

none

upper 1/4

(6000h - 7FFFh)

upper 1/2

(4000h - 7FFFh)

all

(0000h - 7FFFh)

1011

12131415

instruction

data to Status register

high-impedance

SCK

Note:

An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write Status Register sequence.

25LC256-IP Datasheet(PDF) 11 Page - Microchip Technology

25LC256-IP Datasheet(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Datasheet Download

Link URL