Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 261 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 261 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 257Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 258Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 259Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 260Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 261Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 262Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 263Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 264Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 265Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 261 / 662 page
background image
SCI Register Descriptions (SCI0_BASE = $1FFFE0 and SCI1_BASE = $1FFDF8)
Serial Communications Interface (SCI), Rev. 4
Freescale Semiconductor
10-25
10.9.2.5 Wake Up Condition (WAKE)—Bit 11
This bit determines which condition wakes up the SCI: a Logic 1 (address mark) in the
MSB position of a received data character or an idle condition on the RXD pin.
•
0 = Idle line wake up
•
1 = Address mark wake up
10.9.2.6 Polarity (POL)—Bit 10
This bit determines whether to invert the data as it goes from the transmitter to the TXD
pin and from the RXD pin to the receiver. All bits, Start, Data, and Stop, will be inverted
as they leave the Transmit Shift Register and before they enter the Receive Shift register.
•
0 = Doesn’t invert Transmit and Receive Data bits (Normal mode)
•
1 = Invert Transmit and Receive Data bits (Inverted mode)
Note:
It is recommended the POL bit be toggled only when both TE and RE = 0.
10.9.2.7 Parity Enable (PE)—Bit 9
This bit enables the parity function. When enabled, the parity function replaces the MSB
of the data character with a parity bit.
•
0 = Parity function disabled
•
1 = Parity function enabled
10.9.2.8 Parity Type (PT)—Bit 8
This bit determines whether the SCI generates and checks for even parity or odd parity of
the data bits. With even parity, an even number of ones, clears the parity bit. An odd
number of ones sets the parity bit. With odd parity, an odd number of ones, clears the
parity bit and an even number of ones sets the parity bit.
•
0 = Even parity
•
1 = Odd parity
10.9.2.9 Transmitter Empty Interrupt Enable (TEIE)—Bit 7
This bit enables the Transmit Data Register Empty (TDRE) flag to generate interrupt
requests.
•
0 = TDRE interrupt requests disabled
•
1 = TDRE interrupt requests enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com