Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 557 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 557 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 553Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 554Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 555Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 556Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 557Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 558Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 559Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 560Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 561Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 557 / 662 page
background image
Application:
Date:
Programmer:
Sheet
Appendix B - Programmer’s Sheets, Rev. 4
Freescale Semiconductor
B-55
3 of 9
SCI
SCI Control Register (SCICR) continued
Bits
Name
Description
9
PE
Parity Enable
This bit enables the parity function. When enabled, the function replaces the most significant bit
of the data character with a parity bit.
0
Parity function disabled
1
Parity function enabled
8
PT
Parity Type
This bit determines if the SCI generates and checks for even or odd parity of the data bits.
0
Even Parity
1
Odd parity
7
TEIE
Transmitter Empty Interrupt Enable
This bit enables Transmit Data Register Empty (TDRE) flag to generate interrupt requests.
0
TDRE interrupt requests disabled
1
TDRE interrupt requests enabled
6
TIIE
Transmitter Idle Interrupt Enable
This bit enables the Transmitter Idle (TIDLE) flag to generate interrupt requests.
0
TIDLE interrupt requests disabled
1
TIDLE interrupt requests enabled
5
RFIE
Receiver Full Interrupt Enable
This bit enables the Receive Data Register Full (RDRF) flag, or the Overrun (OR) flag to generate
interrupt requests.
0
RDRF and OR interrupt requests disabled
1
RDRF and OR interrupt requests enabled
SCI Control
Register (SCICR)
Base + $1
Bits
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
LOOP SWAI RSRC
M
WAKE POL
PE
PT
TEIE
TIIE
RFIE REIE
TE
RE
RWU SBK
Write
Reset
000000
0000000
000
See the following page for continuation of this register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com