Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 594 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 594 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 590Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 591Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 592Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 593Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 594Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 595Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 596Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 597Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 598Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 594 / 662 page
background image
Application:
Date:
Programmer:
Sheet
C
56F853/854/855/857/858 Digital Signal Controller User Manual, Rev. 4
B-92
Freescale Semiconductor
Preliminary
Bits
Name
Description
4
DIR
Direction
This bit selects either normal count up direction, or the reverse count down direction.
0
Count up
1
Count down
3
EXTINIT
External Initialization
This bit enables another counter/timer within the same module to force the reinitialization of this
counter/timer when the other counter has an active compare event
0
External counter/timers cannot force a reinitialization of this counter/timer
1
External counter/timers may force reinitialization of this counter/timer
2 - 0
OM
Output mode
This bit field determines the mode of operation for the OFLAG output signal.
000
Asserted while counter is active
001
Clear OFLAG output on successful compare
010
Set OFLAG output on successful compare
011
Toggle OFLAG output on successful compare
100
Toggle OFLAG output using alternating compare registers
101
Set on compare, cleared on secondary source input edge
110
Set on compare, cleared on counter roll over
111
Enable Gated Clock output while counter is active
TMRA0_CTRL (Timer A, Channel 0 Control)—Address: TMRA_BASE + $6
TMRA1_CTRL (Timer A, Channel 1 Control)—Address: TMRA_BASE + $E
TMRA2_CTRL (Timer A, Channel 2 Control)—Address: TMRA_BASE + $16
TMRA3_CTRL (Timer A, Channel 3 Control)—Address: TMRA_BASE + $1E
TMR Control
Register (CTL)
$1FFE80 + $6, $E,
$16, $1E
Bits
15
14
13 12 11 10
9
8
7
6
5
4
3
2
1
0
Read
CM
PCS
SCS
ONCE
LENGTH
DIR
EXT
INIT
OM (OFLAG)
Write
Reset
0
0
0
0
000
0
0
0
0
0
0
0
0
0
TMR
TMR Control Register (CTL) continued
9 of 11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com