Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCM1791A Datasheet(PDF) 17 Page - Texas Instruments

Click here to check the latest version.
Part # PCM1791A
Description  24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM1791A Datasheet(HTML) 17 Page - Texas Instruments

Back Button PCM1791A Datasheet HTML 13Page - Texas Instruments PCM1791A Datasheet HTML 14Page - Texas Instruments PCM1791A Datasheet HTML 15Page - Texas Instruments PCM1791A Datasheet HTML 16Page - Texas Instruments PCM1791A Datasheet HTML 17Page - Texas Instruments PCM1791A Datasheet HTML 18Page - Texas Instruments PCM1791A Datasheet HTML 19Page - Texas Instruments PCM1791A Datasheet HTML 20Page - Texas Instruments PCM1791A Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 58 page
background image
PCM1791A
SLES071A − MARCH 2003 − REVISED JANUARY 2004
www.ti.com
17
AUDIO DATA INTERFACE
Audio Serial Interface
The audio interface port is a 3-wire serial port. It includes LRCK (pin 1), BCK (pin 2), and DATA (pin 3). BCK is the
serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio
interface. Serial data is clocked into the PCM1791A on the rising edge of BCK. LRCK is the serial audio left/right word
clock.
The PCM1791A requires the synchronization of LRCK and the system clock, but does not need a specific phase
relationship between LRCK and the system clock.
If the relationship between LRCK and system clock changes more than
±6 BCK, internal operation is initialized within
1/fS and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the system
clock is completed.
PCM Audio Data Formats and Timing
The PCM1791A supports industry-standard audio data formats, including standard right-justified, I2S, and
left-justified. The data formats are shown in Figure 28. Data formats are selected using the format bits, FMT[2:0],
in control register 18. The default data format is 24-bit I2S. All formats require binary 2s complement, MSB-first audio
data. Figure 27 shows a detailed timing diagram for the serial audio interface.
DATA
t(BCH)
1.4 V
BCK
LRCK
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
1.4 V
1.4 V
t(BL)
PARAMETERS
MIN
MAX
UNITS
t(BCY)
BCK pulse cycle time
70
ns
t(BCL)
BCK pulse duration, LOW
30
ns
t(BCH)
BCK pulse duration, HIGH
30
ns
t(BL)
BCK rising edge to LRCK edge
10
ns
t(LB)
LRCK edge to BCK rising edge
10
ns
t(DS)
DATA setup time
10
ns
t(DH)
DATA hold time
10
ns
—
LRCK clock data
50%
± 2 bit clocks
Figure 27. Timing of Audio Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com