Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

GPC3LP170A Datasheet(PDF) 5 Page - Generalplus Technology Inc.

Part # GPC3LP170A
Description  Low Power 3-Channel Sound Controller
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GENERALPLUS [Generalplus Technology Inc.]
Direct Link  http://www.generalplus.com
Logo GENERALPLUS - Generalplus Technology Inc.

GPC3LP170A Datasheet(HTML) 5 Page - Generalplus Technology Inc.

  GPC3LP170A Datasheet HTML 1Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 2Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 3Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 4Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 5Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 6Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 7Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 8Page - Generalplus Technology Inc. GPC3LP170A Datasheet HTML 9Page - Generalplus Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
GPC3LP170A
© Generalplus Technology Inc.
Proprietary & Confidential
5
Apr. 17, 2014
Version: 1.0
6. FUNCTIONAL DESCRIPTIONS
6.1. CPU
The microprocessor inside the GPC3LP170A is an 8-bit high
performance processor equipped with Accumulator, Program
Counter, X and Y Register, Stack pointer and Processor Status
Register (the same as the 6502 instruction structure).
The
maximum CPU speed of 8.0MHz is capable of generating clearer
speech, pleasant music as well as achieving the best
performance.
6.2. RAM Area
The total RAM size is
256-byte (including Stack), 256-byte
RAM start from address $0080 through $017F ($0100 - $017F
mapping to $0180 - $01FF).
6.3. ROM Area
The GPC3LP170A provides a 512K bytes OTP ROM.
The
memory can be defined as the program area, audio data area, or
both.
To access memory, users should program the BANK
SELECT Register; choose bank, and access address to fetch
data.
6.4. Map of Memory and I/Os
I/O &
$0000-$007F
$0840-$3FFF
$C000-$FFFF
CPU View
Bank0
ROMView
ROMaddress= $C000-$FFFF
Use Bank register to mapping address
. . .
Reg.
$0080-$00FF
ProgramROM
Bank0
RAM1
$78000 - $7BFFF
$7C000 - $7FFFF
$00000 - $03FFF
$04000 - $07FFF
$08000 - $0BFFF
$0C000 - $0FFFF
$10000 - $13FFF
$14000 - $17FFF
$0180-$01FF
$0200-$07FF
Test ROM
$081A-$081F
Normal IRQ
$0820-$0835
$0836-$083F
Normal Vector
$0800-$0819
Reserved
$4000-$7FFF
ProgramROM
Bank1
$8000-$BFFF
ProgramROM
Bank2
$0100-$017F
Same as
$80-$FF
or $0100-$017F
ProgramROM
Bank register to
assign bank
Bank1
Bank2
Bank3
Bank4
Bank5
Bank30
Bank31
Reserved
RAM2
6.5. I/O Port
There are 20 IOs (IOA[7:0], IOB[7:0] and
IOC[3:0] in the
GPC3LP170A, which are bit-controlled IOs.
They can be
programmed as input (pure input or pull-low) or output buffer. As
pull-low input, they keep a less impedance to get better noise
immunity. While pressing the key (IOs to VDD), a less or large
impedance can be selected at different condition. IOA7 can be
programmed as an IR transmitter. IOA[4:3] can be programmed
as Detect IO. IOA[2:1] can also be programmed as feedback
function with IOA2 connecting to the input of inverter and IOA1
connecting to the output of inverter. With feedback function, RC
or XTAL oscillation can be implemented.
For more flexible
application, IO wakeup and ECK as TMA clock source are also
available
when
feedback
function
enable.
Refer
the
programming guide for more detail information about feedback
function. IOA1 can be programmed as an external clock source.
IOA0 can be programmed as an external interrupt source. IOB5
and IOB4 can be programmed as a 32KHz crystal clock
generator by adding external components.
IOB[3:0] can drive
high brightness LED.
IO port configuration:
6.6. DC-DC
The GPC3LP170A can work with wide input voltage (1.0V~1.8V;
1.3V~3.6V). Inside the chip, it is implemented with high efficient
DC-DC circuits. The DC-DC circuits pump input voltage to
programmed voltage that supplies chip as working voltage.
6.7. Power Saving Mode
The GPC3LP170A includes a power saving mode (standby mode)
for those applications that require low standby current. To enter
standby mode, the Wake-up Register must be enabled and then
stop the CPU clock by writing the STOP CLOCK Register to enter
standby mode. In such mode, RAM and I/Os will remain in their
previous states until being awakened.
All 20 IOs, RTC
(8Hz/2Hz), and external interrupt (IOA0) are wake-up sources in
the GPC3LP170A.
After the GPC3LP170A is awakened, the
internal CPU will continue to execute the program.
6.8. RTC (Real Time Clock)
GPC3LP170A provides two RTC (real time clock) sources: 2Hz,
8Hz. The RTC sources can be used for time counting or system



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com