Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

GPC71P016A Datasheet(PDF) 7 Page - Generalplus Technology Inc.

Part # GPC71P016A
Description  4-bit Speech with SPU
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GENERALPLUS [Generalplus Technology Inc.]
Direct Link  http://www.generalplus.com
Logo GENERALPLUS - Generalplus Technology Inc.

GPC71P016A Datasheet(HTML) 7 Page - Generalplus Technology Inc.

Back Button GPC71P016A Datasheet HTML 3Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 4Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 5Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 6Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 7Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 8Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 9Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 10Page - Generalplus Technology Inc. GPC71P016A Datasheet HTML 11Page - Generalplus Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
GPC71PXXXA
© Generalplus Technology Inc.
Proprietary & Confidential
7
Dec. 20, 2016
Version: 1.2
7 FUNCTION DESCRIPTIONS
7.1 CPU
GPC71PXXXA features a 4-bit RISC CPU, executing the 12-bit
instruction set with total of 72 instructions available, 7 stacks
managed by a 3-bit stack pointer, three DPRs(Data Pointer to
read ROM) sharing stack 4 ~ 6, and two VPRs(Voice Data Pointer)
for SPU.
7.2 Memory
7.2.1 SRAM
There are 256 nibbles of SRAM, grouped into 4 banks.
Each
bank has 64 nibbles and supports index mode to read/write its
content addressed by TXR.
7.2.2 OTP
The One Time Programming (OTP) memory is featured in
GPC71PXXXA with density of 680K/ 340K/ 160K/ 128K/ 96K/
64K/ 32K x 12-bit of memory.
7.3 Clock Source
Clock source is an inner resistance oscillator with CPU clock
options of 1MHz or 2MHz
7.4 Low Voltage Reset
With the LVR function, a reset signal is generated to reset system
when the operating voltage drops below LVR level.
7.5 Interrupt
An interrupt is a special event request to microcontroller.
When
it occurs, the corresponding interrupt will activate and direct the
program code to execute the respective functions.
The
GPC71PXXXA has 5 interrupt sources.
Please refer to
programming guide for more details.
7.5.1 Timebase
There are two Timebases, TB1 and TB2, generated by the system
clock.
The interval of TB1 is allowed up to 1ms and TB2 allows
up to 2ms.
7.6 SPU
One channel SPU supports MIDI playback with A3400Pro-like
decode or PCM format, and each channel has an 8-bit envelope
control.
7.7 PWM
The PWM module consists of a 14-bit PWM driver to drive
speaker directly.
7.8 Sleep Mode, Wakeup and Watchdog
7.8.1 Sleep mode and wakeup
Sleep mode or known as power down mode is an operating state
that requires an extremely low power consumption to maintain the
system in active.
The sleep mode is particularly useful for the
application areas where the system is required to constantly
maintain its basic functionality and where the power capacity is
limited.
GPC71PXXXA enters sleep mode when SLEEP
instruction is executed and can be woken up by interrupt or key
state change.
CPU will continue to execute the rest of program
code from where it entered sleep mode.
7.8.2 Watchdog Reset
A watchdog reset is a reset signal that is generated to reset the
entire system when watchdog counter is overflow.
In case when
the program code has been running into an unknown state and
without the watchdog signal being cleared for a certain period of
time, watchdog function automatically generates a reset signal
pulling the system back from unknown state.
7.9 . I/O
The GPC71PXXXA features 16-bit or 8-bit programmable
Input/output pins and many of them feature wakeup capability.
These IOs normally support input function with floating or pull-low
and output options.
In addition to the ordinary I/O function, some
IO ports have special functions.
The following table summarizes
the special functions for these IOs.
Special Function in Port
Port
Special Function
Function Description
Note
IOA0/IOB0~IOD0
Key Reset
Key reset pin, configurable through code option
High active; IOC0/IOD0 isn
’t supported
in GPC71P032A/GPC71P016A
IOA1/IOB1~IOD1
IROUT
IR carry output, configurable through code option
IOC1/IOD1 isn
’t supported in
GPC71P032A/GPC71P016A
IOA2/IOB2~IOD2
EXT INT
External interrupt input, configurable through code option
IOC2/IOD2 isn
’t supported in
GPC71P032A/GPC71P016A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com