GD25LB128DSJS datasheet(34/75 Pages) GIGADEVICE

34 / 75 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LB128D

7.16.

Sector Erase (SE) (20H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must

previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by

driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address

for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low  sending Sector Erase command  3-byte address on SI 

CS# goes high. The command sequence is shown in Figure17. CS# must be driven high after the eighth bit of the last

address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven

high, the self-timed Sector Erase cycle (whose duration is tSE) is initiated. While the Sector Erase cycle is in progress, the

Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1

during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is

completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected

by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.

Figure17. Sector Erase Sequence Diagram

Command

20H

CS#

SCLK

29 30 31

MSB

24 Bits Address

23 22

Figure17a. Sector Erase Sequence Diagram (QPI)

CS#

SCLK

IO0

IO1

IO2

IO3

Command

20H

A23-16 A12-8

A7-0

GD25LB128DSJS Datasheet(PDF) 34 Page - GigaDevice Semiconductor (Beijing) Inc.